• <input id="shrks"><span id="shrks"><delect id="shrks"></delect></span></input>
    參數(shù)資料
    型號(hào): M38001M6-XXXSS
    廠商: Mitsubishi Electric Corporation
    英文描述: High Speed High Drive Precision Dual Operational Amplifier 8-SOIC
    中文描述: 8位單片機(jī)
    文件頁(yè)數(shù): 24/173頁(yè)
    文件大小: 4203K
    代理商: M38001M6-XXXSS
    第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
    1-10
    HARDWARE
    3800 GROUP USER’S MANUAL
    FUNCTIONAL DESCRIPTION
    Central Processing Unit (CPU)
    The 3800 group uses the standard 740 family instruction set. Re-
    fer to the table of 740 family addressing modes and machine in-
    structions or the SERIES 740 <Software> User’s Manual for de-
    tails on the instruction set.
    Machine-resident 740 family instructions are as follows:
    The FST and SLW instruction cannot be used.
    The STP, WIT, MUL, and DIV instruction can be used.
    The central processing unit (CPU) has the six registers.
    Accumulator (A)
    The accumulator is an 8-bit register. Data operations such as data
    transfer, etc., are executed mainly through the accumulator.
    Index register X (X), Index register Y (Y)
    Both index register X and index register Y are 8-bit registers. In
    the index addressing modes, the value of the OPERAND is added
    to the contents of register X or register Y and specifies the real ad-
    dress.
    When the T flag in the processor status register is set to “1”, the
    value contained in index register X becomes the address for the
    second OPERAND.
    Stack pointer (S)
    The stack pointer is an 8-bit register used during subroutine calls
    and interrupts. The stack is used to store the current address data
    and processor status when branching to subroutines or interrupt
    routines.
    The lower eight bits of the stack address are determined by the
    contents of the stack pointer. The upper eight bits of the stack ad-
    dress are determined by the Stack Page Selection Bit. If the Stack
    Page Selection Bit is “0”, then the RAM in the zero page is used
    as the stack area. If the Stack Page Selection Bit is “1”, then RAM
    in page 1 is used as the stack area.
    The Stack Page Selection Bit is located in the SFR area in the
    zero page. Note that the initial value of the Stack Page Selection
    Bit varies with each microcomputer type. Also some microcom-
    puter types have no Stack Page Selection Bit and the upper eight
    bits of the stack address are fixed.
    The operations of pushing register contents onto the stack and
    popping them from the stack are shown in Fig. 8.
    Program counter (PC)
    The program counter is a 16-bit counter consisting of two 8-bit
    registers PC
    H
    and PC
    L
    . It is used to indicate the address of the
    next instruction to be executed.
    Fig. 7 740 Family CPU register structure
    FUNCTIONAL DESCRIPTION
    X
    Y
    S
    PC
    L
    C
    N V T B D I Z
    A
    b0
    b0
    b7
    b7
    b15
    b0
    b7
    b0
    b7
    b0
    b7
    b0
    b7
    Accumulator
    Index Register X
    Index Register Y
    Stack Pointer
    Program Counter
    Processor Status Register (PS)
    Carry Flag
    Zero Flag
    Interrupt Disable Flag
    Decimal Mode Flag
    Break Flag
    Index X Mode Flag
    Overflow Flag
    Negative Flag
    PC
    H
    相關(guān)PDF資料
    PDF描述
    M38001M8-XXXFS High Speed High Drive Precision Dual Operational Amplifier 8-CDIP -55 to 125
    M38001M8-XXXHP Quad Low-Noise High-Speed Precision Operational Amplifier 16-SOIC
    M38001M8-XXXSP Quad Low-Noise High-Speed Precision Operational Amplifier 16-SOIC
    M38001M8-XXXSS Quad Low-Noise High-Speed Precision Operational Amplifier 16-SOIC
    M38001S1-XXXFP Quad Low-Noise High-Speed Precision Operational Amplifier 14-PDIP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M38001M7-DXXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
    M38001M7-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
    M38001M7-XXXFS 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
    M38001M7-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
    M38001M7-XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES