- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45038 > M37906M8C-XXXFP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號： | M37906M8C-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁數(shù)： | 3/101頁 |
| 文件大?。?/td> | 766K |
| 代理商： | M37906M8C-XXXFP |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
Page 81,
Left column
Line 12
(6/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.6
after the oscillation circuit has been restarted
Page 79,
Fig. 87
Page 79,
Left column
Line 10
after the oscillation circuit and PLL circuit have been
restarted
Particular function register 1
STP-instruction-execution status bit (Note 1)
0: Normal operation.
1: STP instruction has been executed.
10
2
43
5
00
WIT-instruction-execution status bit (Note 1)
0: Normal operation.
1: WIT instruction has been executed.
System clock stop select bit at WIT (Note 2)
0: In wait mode, system clocl fsys is active.
1: In wait mode, system clock fsys is stopped.
Notes 1: Even when “1” is written, the bit status will
not change.
Notes 1: Even when “1” is try to be written, the bit
status will not change.
Page 80,
Left column
Line 5
, and divide clocks Wf32 and Wf512 are inactive with the
“L” state.
, and divide clocks Wf32 and Wf512 are stopped in the
“L” state.
Page 80,
Left column
Lines 6, 7
, and peripheral devices’ clock f1 to f4096 remain
operating. Therefore, BIU and CPU are stopped,
Page 80,
Left column
Lines 9, 10
, which use the peripheral devices’ clocks f 1 to f4096,
are still operating. Note that the watchdog timer is stopped.
Page 80,
Left column
Lines 13, 14
, and input clock fXIN are operating, while system clock
fsys,
φBIU, φCPU, and peripheral devices’ clocks stop
operating.
Page 80,
Left column
Lines 16, 17
, Wf32 and Wf512, are stopped. At this time, timers A
and B operate only in the event counter mode,
Page 80,
Left column
Line 21
the system clocks stop select bit at WIT is to be set to
“1”
, and peripheral devices’ clocks f1 to f4096 remain
active. Therefore, BIU and CPU are inactive,
Page 80,
Left column
Line 26
, and clock input fXIN are operating in the WIT mode,
Page 81,
Left column
Line 4
(1) Stop of system clock in wait mode
Page 81,
Left column
Line 6
, if the internal peripheral devices need not to operate,
the system clock stop select bit
Page 81,
Left column
Line 8
and peripheral devices’ clock stop their operations,
and
Page 81,
Left column
Line 11
(2) Stop of oscillation circuit
When an externally-generated-stable clock is input to pin
XIN,
Page 78,
Table 11
Stopped
Inactive
Notes 1: , the oscillation circuit stops. Also, clock input
from pin XIN available.
2: , the PLL circuit stops.
Notes 1: , the oscillation circuit is inactive. Also, clock
input from pin XIN is allowed.
2: , the PLL circuit is inactive.
Page 79,
Left column
Line 3
(bit 5 of the clock control register) = “1”,
(bit 5 of the clock control register 0) = “1”,
Page
Error
Correction
Particular function register 1
STP-instruction-execution status bit (Note 1)
0: Normal operation.
1: STP instruction is under execution.
10
2
43
5
00
WIT-instruction-execution status bit (Note 1)
0: Normal operation.
1: WIT instruction is under execution.
System clock stop select bit at WIT (Note 2)
0: In wait mode, system clocl fsys is active.
1: In wait mode, system clock fsys is inactive.
When an externally-generated stable clock is input to pin
XIN,
(2) Inactive oscillation circuit
and peripheral devices’ clock are inactive, and
, if the internal peripheral devices need not to operate,
when the system clock stop select bit
(1) Inactive system clock in wait mode
, and clock input fXIN are active in the WIT mode,
the system clocks stop select bit at WIT needs to be
set to “1”
, Wf32 and Wf512, become inactive. At this time, timers
A and B are active only in the event counter mode,
, and input clock fXIN are active, while system clock
fsys,
φBIU, φCPU, and peripheral devices’ clocks are inactive.
, which use the peripheral devices’ clocks f 1 to f4096,
are still active. Note that the watchdog timer is inactive.
相關PDF資料 |
PDF描述 |
|---|---|
| M37906M6C-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37906M4C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| M37906M4C-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37906M4H-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37920F8MHP | 16-BIT, FLASH, 26 MHz, MICROCONTROLLER, PQFP100 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M37906M8C-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37906T-PRB | 功能描述:DEV POD PROBE FOR M37900T2-RPD-E RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標準包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關產(chǎn)品:1-Wire? 設備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M37920FCCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
發(fā)布緊急采購，3分鐘左右您將得到回復。