- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69014 > M37702S1BFP 16-BIT, 25 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37702S1BFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 25 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數(shù)： | 41/61頁 |
| 文件大?。?/td> | 760K |
| 代理商： | M37702S1BFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
43
MITSUBISHI MICROCOMPUTERS
M37702M2AXXXFP, M37702M2BXXXFP
M37702S1AFP, M37702S1BFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
ALE is an address latch enable signal used to latch the address
signal from a multiplexed signal of address and data. The latch is
transparent while ALE is “H” to let the address signal pass through
and held while ALE is “L”.
_____
HLDA is a hold acknowledge signal and is used to notify externally
_____
when the microcomputer receives HOLD input and enters into
hold state.
_____
____
Ports P40 and P41 become HOLD and RDY input pin respectively
and lose their output pin function, but the input pin function re-
mains.
_____
HOLD is a hold request signal. It is an input signal used to put the
_____
microcomputer in hold state. HOLD input is accepted when the in-
ternal clock
φ falls from “H” level to “L” level while the bus is not
used. Ports P0, P1, P2, P30, and P31 are floating while the micro-
computer stays in hold state. These ports are floating after one
_____
cycle of the internal clock
φ later than HLDA signal changes to “L”
level. At the removing of hold state, these ports are removed from
_____
floating state after one cycle of
φ later than HLDA signal changes
to “H” level.
____
RDY is a ready signal. If this signal goes “L”, the internal clock
φ
stops at “L”. When
φ1 output from port P42 is selected by setting
____
bit 7 of processor mode register to “1”,
φ1 output keeps on. RDY is
used when slow external memory is attached.
(3) Microprocessor mode [10]
Microprocessor mode is entered by connecting the CNVSS pin to
VCC and starting from reset. It can also be entered by program-
ming the processor mode bits to “10” after connecting the CNVSS
pin to VSS and starting from reset. This mode is similar to memory
expansion mode except that internal ROM is disabled and an ex-
ternal memory is required, and
φ1 from port P42 is always output
in spite of bit 7 of processor mode register.
(4) Evaluation chip mode [11]
Evaluation chip mode is entered by applying voltage twice the VCC
voltage to the CNVSS pin. This mode is normally used for evalua-
tion tools.
The functions of ports P0 and P3 are the same as in memory ex-
pansion mode.
_
Port P1 functions as an address output pin while E is “H” and as
_
data I/O pin of odd addresses while E is “L” regardless of the
BYTE pin level. However, if an internal memory is read, external
_
data is ignored while E is “L”.
_
Port P2 function as an address output pin while E is “H” and as
_
data I/O pin of even addresses while E is “L” when the BYTE pin
level is “L”. However, if an internal memory is read, external data
_
is ignored while E is “L”.
When the BYTE pin level is “H” or 2VCC, port P2 functions as an
_
address output pin while E is “H” and as data I/O pin of even and
_
odd addresses while E is “L”. However, if an internal memory is
_
read, external data is ignored while E is “L”.
Port P4 and its data direction register which are located at ad-
dress 0A16 and 0C16 are treated differently in evaluation chip
mode. When these addresses are accessed, the data bus width is
treated as 16 bits regardless of the BYTE pin level, and the ac-
cess cycle is treated as internal memory regardless of the wait bit.
When a voltage twice the VCC voltage is applied to the BYTE pin,
the addresses corresponding to the internal ROM area are also
treated as 16-bit data bus.
The functions of ports P40 and P41 are the same as in memory
expansion mode.
Ports P42 to P46 become
φ1, MX, QCL, VDA, and VPA output pins
____
respectively. Port P47 becomes the DBC input pin.
φ1 from port P42 divided the clock to XIN pin by 2 is always output
in spite of bit 7 of processor mode register.
The MX signal normally contains the contents of flag m, but the
contents of flag x is output if the CPU is using flag x.
QCL is the queue buffer clear signal. It becomes “H” when the in-
struction queue buffer is cleared, for example, when a jump
instruction is executed.
VDA is the valid data address signal. It becomes “H” while the
CPU is reading data from data buffer or writing data to data buffer.
It also becomes “H” when the first byte of the instruction (opera-
tion code) is read from the instruction queue buffer.
VPA is the valid program address signal. It becomes “H” while the
CPU is reading an instruction code from the instruction queue
buffer.
____
DBC is the debug control signal and is used for debugging. Table
5 shows the relationship between the CNVSS pin input levels and
processor modes.
CNVSS
Mode
Single-chip
Memory expansion
Microprocessor
Evaluation chip
Microprocessor
Evaluation chip
Description
Single-chip mode upon
starting after reset. Other
modes can be selected by
changing the processor
mode bit by software.
Microprocessor mode upon
starting after reset. Evalua-
tion chip mode can be
selected by changing the
processor mode bit by soft-
ware.
Evaluation chip mode only.
VSS
VCC
2VCC
Table 5. Relationship between the CNVSS pin input levels and
processor modes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37702S1LGP | 16-BIT, 8 MHz, MICROCONTROLLER, PQFP80 |
| M37702S1LHP | 16-BIT, 8 MHz, MICROCONTROLLER, PQFP80 |
| M37702M2LXXXHP | 16-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M37702M2LXXXGP | 16-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M37703M2BSP | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PDIP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37702S1LGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702S1LHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702S4AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702S4BFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702TL-HPD | 制造商:Renesas Electronics Corporation 功能描述:DEV 7702 GROUP 25MHZ EMUL POD (LOW VOLTA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。