參數(shù)資料
型號: M37641M8-100FP
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述: 單芯片8位CMOS微機(jī)
文件頁數(shù): 49/149頁
文件大?。?/td> 1997K
代理商: M37641M8-100FP
49
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
[USB Interrupt Status Registers 1 and 2] USBIS1, USBIS2
The USB interrupt status registers are used to indicate the condi-
tion that caused a USB function interrupt to be generated. Each
status flag and bit can be cleared to
0
by writing
1
to the corre-
sponding bit. Make sure to write to/read from the USB interrupt
status register 1 first and then USB interrupt status register 2.
When an IN token is received during an isochronous transfer, and
U
U
S
S
B
B
I
i
S
n
t
1
e
r
r
u
p
t
s
t
a
t
u
s
r
e
g
i
s
t
e
r
1
(
a
d
d
r
e
s
s
0
0
5
2
1
6
)
U
S
0
1
B
:
:
e
x
e
A
A
D
F
S
e
r
B
:
E
1
:
S
U
S
B
0
:
1
:
n
c
t
d
e
a
p
p
A
O
E
v
e
e
n
x
c
e
t
A
U
e
n
E
x
c
S
e
A
O
F
B
e
:
E
x
1
:
S
U
S
B
0
:
E
1
:
S
U
S
B
0
:
E
1
:
S
U
S
B
0
:
E
1
:
S
p
p
t
a
a
T
R
T
d
d
p
e
p
a
p
N
d
e
t
a
p
V
O
n
d
c
e
e
t
A
p
U
N
e
n
d
x
c
e
e
t
A
O
V
F
O
e
n
d
x
c
e
e
t
A
U
N
e
n
d
x
c
e
e
t
A
O
V
F
O
o
t
a
c
c
A
C
U
b
o
t
t
w
a
c
D
p
o
p
t
t
a
a
c
E
R
R
C
p
o
p
t
a
t
a
D
p
p
a
t
p
a
E
R
p
p
a
t
p
a
D
p
p
a
t
p
a
E
R
i
t
n
k
k
_
E
P
i
t
i
n
t
h
h
k
E
R
i
n
t
n
k
_
E
i
n
t
h
w
c
k
E
o
i
t
t
a
n
c
k
R
C
o
i
t
t
w
c
k
E
o
i
t
t
a
n
c
k
R
C
n
h
t
e
y
e
e
E
_
_
(
t
e
i
e
_
t
h
e
y
e
R
0
o
t
t
N
S
E
0
1
c
h
t
d
R
1
o
t
d
U
_
S
t
2
e
h
i
c
e
t
R
_
n
t
h
e
y
e
t
_
R
E
_
n
t
h
e
h
i
c
e
t
R
_
n
t
h
e
y
e
t
_
R
E
_
o
n
d
d
D
T
N
f
o
a
i
n
l
e
a
a
t
o
t
a
t
a
b
A
D
a
N
l
l
o
o
f
t
a
U
O
o
l
l
n
e
a
t
N
T
A
I
N
f
o
l
h
o
d
a
R
U
2
O
f
o
o
n
d
a
U
N
S
T
3
I
N
f
o
h
o
d
a
R
U
3
O
f
o
o
n
d
a
U
N
S
T
e
w
o
i
L
b
t
i
n
w
t
N
U
o
w
o
a
b
L
i
o
w
f
t
t
a
N
U
l
l
o
e
t
a
b
A
l
l
o
f
t
a
N
U
l
l
o
e
t
a
b
A
r
r
i
u
n
t
f
f
o
L
i
t
r
e
t
i
h
e
o
f
b
T
i
f
o
i
t
L
n
t
i
h
e
o
b
T
w
i
o
f
o
i
t
L
L
i
n
w
t
h
o
b
T
w
o
f
o
i
t
L
L
p
g
h
e
e
f
b
o
a
e
n
g
e
i
t
i
n
n
g
t
h
f
e
o
b
e
n
f
e
i
t
i
n
n
t
h
f
o
b
t
e
i
n
e
f
i
t
i
n
i
n
t
h
f
o
b
t
c
d
n
d
e
i
t
f
d
/
r
r
u
f
o
n
o
t
e
e
n
f
e
i
t
r
r
u
g
f
o
n
o
t
e
g
e
e
n
f
e
i
t
r
r
u
g
f
o
e
n
o
t
e
g
e
e
n
f
e
i
t
s
o
f
o
t
a
n
l
o
p
o
n
d
o
f
e
n
w
r
p
t
c
o
l
l
o
d
p
f
e
r
r
c
o
f
o
d
p
n
o
f
p
c
o
l
l
o
d
p
f
e
r
r
c
o
f
o
d
p
n
o
f
p
c
o
l
l
o
d
p
f
e
r
r
c
o
f
o
d
p
n
o
f
t
d
o
i
i
o
e
d
i
t
e
s
n
d
w
o
n
d
u
p
n
d
l
l
o
o
d
p
e
t
s
n
d
w
o
n
d
u
p
n
d
l
l
o
o
d
p
e
t
s
n
d
w
o
n
d
u
p
n
d
l
l
o
o
d
p
e
u
i
w
n
n
s
t
i
o
i
n
t
t
n
d
p
p
o
)
t
a
i
t
i
i
n
g
i
n
t
p
t
s
i
t
i
w
i
n
t
o
i
n
d
t
a
i
t
i
i
n
g
i
n
t
p
t
s
i
t
i
w
i
n
t
o
i
n
d
t
a
i
t
i
i
n
g
i
n
t
p
t
s
i
t
i
w
i
n
t
o
i
n
d
f
l
n
g
0
0
t
o
i
n
a
s
g
(
I
N
T
S
T
0
)
E
S
f
l
f
e
n
l
s
i
s
0
i
t
c
i
n
0
o
s
s
s
t
n
u
u
c
0
i
s
d
c
c
l
e
i
s
i
c
c
t
i
e
e
a
s
e
o
s
s
r
e
s
t
n
s
s
s
f
f
d
t
o
:
u
u
t
t
o
o
t
p
i
l
l
o
o
1
l
l
y
y
r
s
0
1
.
e
e
c
n
e
t
i
v
e
d
p
i
n
e
t
R
U
e
S
0
s
I
t
o
u
n
c
1
o
i
t
o
i
n
1
n
p
t
u
o
2
o
i
t
o
i
n
2
n
p
t
u
o
3
o
i
t
o
i
n
3
n
p
s
f
l
a
g
(
I
N
T
S
T
2
)
s
o
i
n
a
t
n
s
g
t
1
o
s
n
c
n
a
n
g
t
2
o
s
n
c
n
a
n
g
t
3
o
n
1
u
d
s
s
i
t
i
c
l
a
o
c
s
g
n
e
e
s
s
t
(
:
s
t
I
N
s
t
u
i
s
f
f
u
T
l
l
y
T
.
s
e
n
t
o
1
S
3
)
f
s
c
n
f
s
o
i
s
t
t
u
s
c
i
s
o
s
i
s
t
l
a
n
u
s
1
g
d
c
e
i
(
i
c
t
i
e
t
s
I
N
o
s
t
o
s
T
n
s
e
s
f
t
S
:
u
1
t
T
i
l
l
y
r
e
c
e
i
v
e
d
i
o
)
1
.
U
S
0
4
l
n
2
s
d
s
i
t
i
c
l
a
o
c
s
g
n
e
e
s
s
t
(
:
s
t
I
N
u
i
s
f
f
u
T
l
l
y
T
.
s
e
n
t
o
1
S
5
)
o
s
i
s
n
t
f
l
s
o
n
i
s
t
3
t
u
s
c
i
s
i
n
n
u
s
2
a
g
d
c
e
i
(
i
c
t
i
e
t
s
I
N
o
s
t
o
s
T
n
s
e
s
f
t
S
:
u
1
t
T
l
l
y
r
e
c
e
i
v
e
d
i
o
)
1
.
6
d
s
s
i
t
i
c
l
a
o
c
s
g
n
e
e
s
s
t
(
:
s
t
I
N
u
i
s
f
f
u
T
l
l
y
T
.
s
e
n
t
o
1
S
7
)
o
s
i
s
t
n
u
s
3
d
c
e
i
i
c
t
i
e
t
s
o
s
t
o
s
n
s
e
s
f
t
:
u
1
t
l
l
y
r
e
c
e
i
v
e
d
o
1
.
b0
b7
0
the IN FIFO is empty, an underrun error occurs and INTST12 and
IN_CSR2 are set to
1
. When an OUT token is received and the
OUT FIFO is full, an overrun error occurs and INTST12 and
OUT_CSR2 are set to
1
. Underruns and overruns are not de-
tected by the CPU in bulk transfers and normal interrupt transfers,
however in this case, the MCU will send a NAK signal to the host
CPU.
Fig. 40 Structure of USB interrupt status register 1
相關(guān)PDF資料
PDF描述
M37641M8-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37702M2-127FP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37702S1AFP Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M37702S1BFP Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M37702M2A Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37641M8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641M8M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641M8-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641M8-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M376420RS 制造商:OKI 功能描述:3764-20 NOTES