SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7560 Group
29
(2) Asynchronous Serial I/O (UART) Mode
Clock asynchronous serial I/O mode (UART) can be selected by
clearing the serial I/O mode selection bit of the serial I/O1 control
register to
“
0
”
.
Eight serial data transfer formats can be selected, and the transfer
formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer regis-
ter, but the two buffers have the same address in memory. Since
the shift register cannot be written to or read from directly, transmit
data is written to the transmit buffer, and receive data is read from
the receive buffer.
The transmit buffer can also hold the next data to be transmitted,
and the receive buffer register can hold a character while the next
character is being received.
Fig. 25 Block diagram of UART serial I/O1
Fig. 26 Operation of UART serial I/O1 function
X
IN
1/4
O
r
E
l
e
P
E F
E
1
/
1
6
1/16
D
a
t
a
b
u
s
R
l
e
e
c
c
t
i
e
o
i
n
v
e
b
i
b
t
u
f
f
e
r
r
e
g
i
s
t
e
r
A
d
d
r
e
s
s
0
0
1
8
1
6
R
e
c
e
i
v
e
s
h
i
f
t
r
e
g
i
s
t
e
r
R
R
e
e
c
c
e
e
i
i
v
v
e
e
b
i
n
u
t
f
e
f
e
r
r
u
f
p
u
l
l
r
f
e
l
a
q
g
u
e
(
R
s
B
(
F
R
)
I
r
t
t
)
Baud rate generator
Address 001C
16
Frequency division ratio 1/(n+1)
ST/SP/PA generator
Transmit buffer register
Data bus
T
r
a
n
s
m
i
t
s
h
i
f
t
r
e
g
i
s
t
e
r
A
d
d
r
e
s
s
0
0
1
8
1
6
T
r
a
n
s
m
i
t
s
h
i
f
t
r
e
g
i
s
t
e
r
s
h
i
f
t
c
o
m
p
l
e
t
i
o
n
f
l
a
g
(
T
S
C
)
Transmit buffer empty flag (TBE)
A
d
r
e
u
s
r
e
g
i
s
t
e
r
Transmit interrupt request (TI)
d
s
s
0
0
1
9
1
6
S
T
d
e
t
e
c
t
o
r
SP detector
UART control register
Address 001B
16
Character length selection bit
A
d
d
r
e
s
s
0
0
1
A
1
6
B
R
G
c
o
u
n
t
s
o
u
r
c
e
s
e
l
e
c
t
i
o
n
b
i
t
Transmit interrupt source selection bit
S
e
r
i
a
l
I
/
O
1
s
y
n
c
h
r
o
n
i
z
a
t
i
o
n
c
l
o
c
k
s
e
l
e
c
t
i
o
n
b
i
t
C
l
o
c
k
c
o
n
t
r
o
l
c
i
r
c
u
i
t
C
h
a
r
a
c
t
e
n
g
t
h
s
e
7
b
i
t
s
8 bits
Serial I/O1 control register
P
4
6
/
S
C
L
K
1
S
e
r
i
a
l
I
/
O
1
s
t
a
t
P
4
4
/
R
X
D
P
4
5
/
T
X
D
0
TBE=1
R
B
F
=
0
T
B
E
=
T
B
E
=
0
RBF=1
R
B
F
=
1
S
T
D
0
D
1
SP
D
0
D
1
S
T
S
P
TBE=1
T
S
C
=
1
S
T
D
0
D
1
SP
D
0
D
1
ST
S
P
T
r
a
n
s
m
i
t
b
u
f
f
e
r
w
r
i
t
e
s
i
g
n
a
l
G
e
n
e
r
a
t
e
d
a
t
2
n
d
b
i
t
i
n
2
-
s
t
o
p
-
b
i
t
m
o
d
e
1 start bit
7 or 8 data bits
1 or 0 parity bit
1 or 2 stop bit (s)
1
2
:
E
T
s
T
r
h
o
h
r
o
e
u
e
r
r
r
c
r
f
l
a
n
c
g
s
s
e
m
e
l
i
v
d
e
i
e
e
t
e
i
t
i
i
n
c
t
e
n
e
i
o
r
r
r
n
r
b
u
o
p
t
p
c
t
T
(
c
(
I
R
u
T
C
I
r
I
)
)
s
)
c
o
i
s
a
a
f
t
n
t
h
s
e
t
h
b
e
t
e
e
w
s
g
s
e
h
a
e
r
e
m
n
i
a
n
e
e
l
t
r
I
h
t
a
/
O
e
i
m
t
e
1
R
e
d
B
t
t
o
F
h
o
n
a
t
c
o
a
t
h
c
l
g
e
u
r
b
r
R
w
e
g
e
B
h
i
s
c
o
F
e
t
e
m
n
r
e
f
l
.
a
e
g
i
h
b
e
e
c
r
o
t
h
m
e
e
T
s
“
1
E
”
o
(
a
r
t
T
1
S
s
C
t
s
f
l
t
a
o
p
b
b
i
t
c
,
o
d
m
u
r
e
i
n
s
g
“
1
r
e
”
c
e
d
p
e
t
i
e
o
n
n
)
d
.
i
:
t
a
e
e
t
c
n
o
t
t
u
i
o
t
r
f
l
t
B
g
e
,
p
n
g
o
n
t
h
e
s
e
t
t
i
n
g
o
f
t
h
e
t
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
(
t
c
3
:
s
“
1
”
.
N
o
t
e
s
S
e
r
i
a
l
o
u
t
p
u
t
T
x
D
S
e
r
i
a
l
i
n
p
u
t
R
x
D
R
e
c
e
i
v
e
b
u
f
f
e
r
r
e
a
d
s
i
g
n
a
l
T
r
a
n
s
m
i
t
o
r
r
e
c
e
i
v
e
c
l
o
c
k