- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370841 > M37270MF-100SP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | M37270MF-100SP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| 中文描述： | 單芯片8位CMOS微機隱蔽字幕解碼器和屏幕顯示控制器 |
| 文件頁數(shù)： | 43/94頁 |
| 文件大?。?/td> | 1551K |
| 代理商： | M37270MF-100SP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
MITSUBISHI MICROCOMPUTERS
M37270MF-XXXSP
M37270EF-XXXSP, M37270EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
43
When the first-byte address data matches the slave address, the
AAS bit of the I
2
C status register (address 00F8
16
) is set to “1.” After
the second-byte address data is stored into the I
2
C data shift register
(address 00F6
16
), make an address comparison between the sec-
ond-byte data and the slave address by software. When the address
data of the 2nd byte matches the slave address, set the RBW bit of
the I
2
C address register (address 00F7
16
) to “1” by software. This
processing can match the 7-bit slave address and R/W data, which
are received after a RESTART condition is detected, with the value
of the I
2
C address register (address 00F7
16
). For the data transmis-
sion format when the 10-bit addressing format is selected, refer to
Figure 46, (3) and (4).
(10) Example of Master Transmission
An example of master transmission in the standard clock mode, at
the SCL frequency of 100 kHz and in the ACK return mode is shown
below.
Set a slave address in the high-order 7 bits of the I
2
C address
register (address 00F7
16
) and “0” in the RBW bit.
Set the ACK return mode and SCL = 100 kHz by setting “85
16
” in
the I
2
C clock control register (address 00FA
16
).
Set “10
16
” in the I
2
C status register (address 00F8
16
) and hold
the SCL at the “H” level.
Set a communication enable status by setting “48
16
” in the I
2
C
control register (address 00F9
16
).
Set the address data of the destination of transmission in the high-
order 7 bits of the I
2
C data shift register (address 00F6
16
) and set
“0” in the least significant bit.
Set “F0
16
” in the I
2
C status register (address 00F8
16
) to generate
a START condition. At this time, an SCL for 1 byte and an ACK
clock automatically occurs.
Set transmit data in the I
2
C data shift register (address 00F6
16
).
At this time, an SCL and an ACK clock automatically occurs.
When transmitting control data of more than 1 byte, repeat step
.
Set “D0
16
” in the I
2
C status register (address 00F8
16
). After this,
if ACK is not returned or transmission ends, a STOP condition
occurs.
(11) Example of Slave Reception
An example of slave reception in the high-speed clock mode, at the
SCL frequency of 400 kHz, in the ACK non-return mode and using
the addressing format is shown below.
Set a slave address in the high-order 7 bits of the I
2
C address
register (address 00F7
16
) and “0” in the RBW bit.
Set the no ACK clock mode and SCL = 400 kHz by setting “25
16
”
in the I
2
C clock control register (address 00FA
16
).
Set “10
16
” in the I
2
C status register (address 00F8
16
) and hold
the SCL at the “H” level.
Set a communication enable status by setting “48
16
” in the I
2
C
control register (address 00F9
16
).
When a START condition is received, an address comparison is
made.
When all transmitted addresses are “0” (general call)
AD0 of the I
2
C status register (address 00F8
16
) is set to “1” and
an interrupt request signal occurs.
When the transmitted addresses match the address set in
AAS of the I
2
C status register (address 00F8
16
) is set to “1” and
an interrupt request signal occurs.
In the cases other than the above
AD0 and AAS of the I
2
C status register (address 00F8
16
) are
set to “0” and no interrupt request signal occurs.
Set dummy data in the I
2
C data shift register (address 00F6
16
).
When receiving control data of more than 1 byte, repeat step
.
When a STOP condition is detected, the communication ends.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37270MF-101SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF-103SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF-106SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF-167SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF-168SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37270MF-101SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF-103SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF-106SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37270MF107SP | 制造商:MITS 功能描述:* |
| M37270MF-167SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。