- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383295 > M368L3313DTL-CA2 (SAMSUNG SEMICONDUCTOR CO. LTD.) 256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM) PDF資料下載
參數(shù)資料
| 型號： | M368L3313DTL-CA2 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM) |
| 中文描述： | 256MB的DDR SDRAM內(nèi)存模塊（32Mx64（16Mx64 * 2銀行）的基礎(chǔ)上16Mx8 DDR內(nèi)存） |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 99K |
| 代理商： | M368L3313DTL-CA2 |
M368L3313DTL
Rev. 0.2 May.2002
184pin Unbuffered DDR SDRAM MODULE
8. I/O Setup/Hold Plateau Derating
This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF
±
310mV for a duration of
up to 2ns.
9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating
This derating table is used to increase t
DS
/t
DH
in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate
is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 =.4V/ns then the Delta Rise/Fall
Rate =-0/5ns/V. Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate.
10. This parameter is fir system simulation purpose. It is guranteed by design.
11. For each of the terms, if not already an integer, round to the next highest integer. tCK is actual to the system clock cycle time.
I/O Input Level
tDS
tDH
(mV)
(ps)
(ps)
±
280
+50
+50
Delta Rise/Fall Rate
tDS
tDH
(ns/V)
(ps)
(ps)
0
0
0
±
0.25
±
0.5
+50
+50
+100
+100
The following table specifies derating values for the specifications listed if the single-ended clock skew rate is less than 1.0V/ns.
CK slew rate
(Single ended)
tIH/tIS
(ps)
tDSS/tDSH
(ps)
tAC/tDQSCK
(ps)
tLZ(min)
(ps)
tHZ(max)
(ps)
1.0V/ns
0
0
0
0
0
0.75V/ns
+50
+50
+50
-50
+50
0.5V/ns
+100
+100
+100
-100
+100
<Reference>
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M368L3313DTL-CB0 | 256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM) |
| M368L3313DTL-CB3 | 256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM) |
| M368L6423ETM-CC5 | 184pin Unbuffered Module based on 256Mb E-die 64/72-bit ECC/Non ECC |
| M368L6423FTN | 184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC |
| M368L6423FTN-CB3B0 | 184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M368L3313DTL-CB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM) |
| M368L3313DTL-CB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM) |
| M368L3324BT | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II |
| M368L3324BTM-CB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II |
| M368L3324BTM-CCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II |
發(fā)布緊急采購，3分鐘左右您將得到回復。