- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383295 > M368L1624DTL-C(L)A2 (SAMSUNG SEMICONDUCTOR CO. LTD.) 16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 PDF資料下載
參數(shù)資料
| 型號(hào)： | M368L1624DTL-C(L)A2 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 |
| 中文描述： | 16Mx64 DDR SDRAM的184Pin DIMM插槽基礎(chǔ)上16Mx16顯示 |
| 文件頁(yè)數(shù)： | 13/22頁(yè) |
| 文件大?。?/td> | 354K |
| 代理商： | M368L1624DTL-C(L)A2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
DDR SDRAM
Rev. 1.2 May. 2003
128MB, 256MB, 512MB Unbuffered DIMM
Note :
1. VID is the magnitude of the difference between the input level on CK and the input on CK.
2. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of the same.
3. These parameters should be tested at the pim on actual components and may be checked at either the pin or the pad in
simulation. the AC and DC input specificatims are refation to a Vref envelope that has been bandwidth limited 20MHz.
Output Load Circuit (SSTL_2)
Output
Z0=50
C
LOAD
=30pF
V
REF
=0.5*V
DDQ
R
T
=50
V
tt
=0.5*V
DDQ
AC Operating Conditions
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
VIH(AC)
VIL(AC)
VREF + 0.31
V
V
VREF - 0.31
Input Differential Voltage, CK and CK inputs
Input Crossing Point Voltage, CK and CK inputs
VID(AC)
VIX(AC)
0.7
VDDQ+0.6
0.5*VDDQ+0.2
V
V
1
2
0.5*VDDQ-0.2
Input/Output Capacitance
(VDD=2.6V, VDDQ=2.6V, TA= 25
°
C, f=1MHz)
Parameter
Symbol
M368L1624DTM
Min
41
34
34
25
6
6
-
M368L3223DTM
Min
49
42
42
25
6
6
-
M381L3223DTM
Min
51
44
44
25
6
6
6
Unit
Max
45
38
38
30
7
7
-
Max
57
50
50
30
7
7
-
Max
60
53
53
30
7
7
7
Input capacitance(A0 ~ A12, BA0 ~ BA1,RAS,CAS,WE )
Input capacitance(CKE0)
Input capacitance( CS0)
Input capacitance( CLK0, CLK1,CLK2)
Input capacitance(DM0~DM7)
Data & DQS input/output capacitance(DQ0~DQ63)
Data input/output capacitance (CB0~CB7)
CIN1
CIN2
CIN3
CIN4
CIN5
Cout1
Cout2
pF
pF
pF
pF
pF
pF
pF
Parameter
Symbol
M368L6423DTM
Min
65
42
42
28
10
10
-
M381L6423DTM
Min
69
44
44
28
10
10
10
Unit
Max
81
50
50
34
12
12
-
Max
87
53
53
34
12
12
12
Input capacitance(A0 ~ A12, BA0 ~ BA1,RAS,CAS,WE )
Input capacitance(CKE0,CKE1)
Input capacitance( CS0, CS1)
Input capacitance( CLK0, CLK1,CLK2)
Input capacitance(DM0~DM8)
Data & DQS input/output capacitance(DQ0~DQ63)
Data input/output capacitance (CB0~CB7)
CIN1
CIN2
CIN3
CIN4
CIN5
Cout1
Cout2
pF
pF
pF
pF
pF
pF
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M368L1624DTL-C(L)B0 | 16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 |
| M368L1624DTL-C(L)B3 | 16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 |
| M368L1624DTM-LCC | 184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
| M368L1713CTL-LA2 | 128MB DDR SDRAM MODULE (16Mx64 based on 16Mx8 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity |
| M368L1713CTL-LB0 | 128MB DDR SDRAM MODULE (16Mx64 based on 16Mx8 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M368L1624DTL-CLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 |
| M368L1624DTL-CLB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 |
| M368L1624DTM | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
| M368L1624DTM-CCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
| M368L1624DTM-CCC/C4 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。