- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383295 > M366S3323DTS-L1H (SAMSUNG SEMICONDUCTOR CO. LTD.) 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD PDF資料下載
參數(shù)資料
| 型號： | M366S3323DTS-L1H |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| 中文描述： | 32Mx64 SDRAM的內(nèi)存在16Mx8，4Banks，4K的刷新，3.3社民黨基于同步DRAM |
| 文件頁數(shù)： | 6/11頁 |
| 文件大?。?/td> | 124K |
| 代理商： | M366S3323DTS-L1H |
M366S3323DTS
PC133/PC100 Unbuffered DIMM
Rev. 0.1 Sept. 2001
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Notes :
Parameter
Symbol
Version
Unit
Note
- 7C
- 7A
- 1H
-1L
Row active to row active delay
t
RRD
(min)
15
15
20
20
ns
1
RAS to CAS delay
t
RCD
(min)
15
20
20
20
ns
1
Row precharge time
t
RP
(min)
15
20
20
20
ns
1
Row active time
t
RAS
(min)
45
45
50
50
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
60
65
70
70
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2,5
Last data in to Active delay
t
DAL
(min)
2 CLK + tRP
-
5
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M366S3323DTS-L1L | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-L7A | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-L7C | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M368L1624DTM | 184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
| M368L1624FTM | 184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M366S3323DTS-L1L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-L7A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-L7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323ETS-C7A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SDRAM Unbuffered Module |
| M366S3323ETU-C7A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SDRAM Unbuffered Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。