參數(shù)資料
型號: M35080-BN6T
廠商: 意法半導體
元件分類: EEPROM
英文描述: 8 Kbit Serial SPI Bus EEPROM With Incremental Registers
中文描述: 8千位串行SPI總線的EEPROM與增量寄存器
文件頁數(shù): 5/18頁
文件大?。?/td> 139K
代理商: M35080-BN6T
5/18
M35080
The latch becomes reset by any of the following
events:
– Power on
– WRDI instruction completion
– WRSR instruction completion
– WRITE instruction completion.
As soon as the WREN or WRDI instruction is re-
ceived, the memory device first executes the in-
struction, then enters a wait mode until the device
is deselected.
Read Status Register (RDSR)
The RDSR instruction allows the status register to
be read, and can be sent at any time, even during
a Write operation. Indeed, when a Write is in
progress, it is recommended that the value of the
Write-In-Progress (WIP) bit be checked. The value
in the WIP bit (whose position in the status register
is shown in Table 4) can be continuously polled,
before sending a new WRITE instruction. This can
be performed in one of two ways:
I
Repeated RDSR instructions (each one
consisting of S being taken low, C being clocked
8 times for the instruction and 8 times for the
read operation, and S being taken high)
I
A single, prolonged RDSR instruction
(consisting of S being taken low, C being
clocked 8 times for the instruction and kept
running for repeated read operations), as
shown in Figure 6.
The Write-In-Process (WIP) bit is read-only, and
indicates whether the memory is busy with a Write
operation. A ’1’ indicates that a write is in progress,
and a ’0’ that no write is in progress.
The Write Enable Latch (WEL) bit indicates the
status of the write enable latch. It, too, is read-only.
Its value can only be changed by one of the events
listed earlier, or as a result of executing WREN or
WRDI instruction. It cannot be changed using a
WRSR instruction. A ’1’ indicates that the latch is
set (the forthcoming Write instruction will be exe-
cuted), and a ’0’ that it is reset (and any forthcom-
ing Write instructions will be ignored).
The Block Protect (BP0 and BP1) bits indicate the
amount of the memory that is to be write-protect-
ed. These two bits are non-volatile. They are set
using a WRSR instruction.
During a Write operation (whether it be to the
memory area or to the status register), all bits of
the status register remain valid, and can be read
using the RDSR instruction. However, during a
Write operation, the values of the non-volatile bits
Figure 5. Read EEPROM Array Operation Sequence
Note: 1. The most significant address bits, A15-A10, are treated as Don’t Care.
C
D
AI01793
S
Q
15
2
1
3
4
5
6
7
8
9 10
20 21 22 23 24 25 26 27
14 13
3
2
1
0
28 29 30
7
6
5
4
3
2
0
1
HIGH IMPEDANCE
DATA OUT
INSTRUCTION
16 BIT ADDRESS
0
MSB
Table 6. Memory Mapping
Address
Protection
000h-01Fh
Incremental area: a word (2 bytes) can be written only if the new value to write is larger
than the value already stored
020h-3FFh
No specific protection except the one as of Table 7
相關(guān)PDF資料
PDF描述
M35080-BN3T 8 Kbit Serial SPI Bus EEPROM With Incremental Registers
M35101-W4 Contactless Memory Chip 13.56 MHz, 2048-bit High Endurance EEPROM
M36D0R6040T0ZAIF 64 Mbit (4Mb x16, Multiple Bank, Page) Flash Memory and 16 Mbit (1Mb x16) PSRAM, Multi-Chip Package
M36D0R6040B0ZAIF 64 Mbit (4Mb x16, Multiple Bank, Page) Flash Memory and 16 Mbit (1Mb x16) PSRAM, Multi-Chip Package
M36D0R6040B0ZAIT 64 Mbit (4Mb x16, Multiple Bank, Page) Flash Memory and 16 Mbit (1Mb x16) PSRAM, Multi-Chip Package
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M35080FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS
M35080MN 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Kbit Serial SPI Bus EEPROM With Incremental Registers
M35080-MN3T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Kbit Serial SPI Bus EEPROM With Incremental Registers
M35080-MN6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Kbit Serial SPI Bus EEPROM With Incremental Registers
M350X30MMN70 制造商:n/a 功能描述:Ships in 2 days