- 您現在的位置：買賣IC網 > PDF目錄377823 > M34C02-WDW6TG (意法半導體) 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect PDF資料下載
參數資料
| 型號： | M34C02-WDW6TG |
| 廠商： | 意法半導體 |
| 英文描述： | 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| 中文描述： | 2千位串行IC總線的EEPROM內存串行存在檢測 |
| 文件頁數： | 17/31頁 |
| 文件大?。?/td> | 162K |
| 代理商： | M34C02-WDW6TG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
M34C02-W, M34C02-L, M34C02-R
Device operation
17/31
3.8
Read Operations
Read operations are performed independently of whether hardware or software protection
has been set.
The device has an internal address counter which is incremented each time a byte is read.
3.8.1
Random Address Read
A dummy Write is first performed to load the address into this address counter (as shown in
Figure 10
) but
without
sending a Stop condition. Then, the bus master sends another Start
condition, and repeats the Device Select Code, with the RW bit set to 1. The device
acknowledges this, and outputs the contents of the addressed byte. The bus master must
not
acknowledge the byte, and terminates the transfer with a Stop condition.
3.8.2
Current Address Read
For the Current Address Read operation, following a Start condition, the bus master only
sends a Device Select Code with the RW bit set to 1. The device acknowledges this, and
outputs the byte addressed by the internal address counter. The counter is then
incremented. The bus master terminates the transfer with a Stop condition, as shown in
Figure 10
,
without
acknowledging the byte.
3.8.3
Sequential Read
This operation can be used after a Current Address Read or a Random Address Read. The
bus master
does
acknowledge the data byte output, and sends additional clock pulses so
that the device continues to output the next byte in sequence. To terminate the stream of
bytes, the bus master must
not
acknowledge the last byte, and
must
generate a Stop
condition, as shown in
Figure 10
.
The output data comes from consecutive addresses, with the internal address counter
automatically incremented after each byte output. After the last memory address, the
address counter ‘rolls-over’, and the device continues to output data from memory address
00h.
3.8.4
Acknowledge in Read Mode
For all Read commands, the device waits, after each byte read, for an acknowledgment
during the 9
th
bit time. If the bus master does not drive Serial Data (SDA) Low during this
time, the device terminates the data transfer and switches to its Stand-by mode.
相關PDF資料 |
PDF描述 |
|---|---|
| M34C02-WDW6TP | 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-W-LDW1G | 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-W-LDW1TG | 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-L | 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-LDW1G | 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M34C02-WDW6TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-W-LDW1G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-W-LDW1TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-W-LDW6TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-W-LMB1G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
發(fā)布緊急采購，3分鐘左右您將得到回復。