- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359054 > M3488B1 (意法半導(dǎo)體) 256 x 256 DIGITAL SWITCHING MATRIX PDF資料下載
參數(shù)資料
| 型號： | M3488B1 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 256 x 256 DIGITAL SWITCHING MATRIX |
| 中文描述： | 256 × 256數(shù)字切換矩陣 |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 193K |
| 代理商： | M3488B1 |
During avery long internaloperation(device initiali-
zation after RESET going high or executionof in-
struction6) a new setof databyteswitha valid op-
codeis acceptedwhile a wrong codeis rejected.At
theendof the current routineexecutiontakes place
inthe same way as described before.
At the end of an instruction it is normally recom-
mendedto read one or bothregisters. To exploitin-
struction6, however,itismandatoryto readregister
OR2. This is because instruction 6, used between
othershortinstructionsof type1 to5, musthavepri-
orityandcanbeenabledonlyaftertheshortinstruc-
tions have been completed. Instruction 6 normally
has a long processand a special flow whichis de-
scribed below.
First a not-all-zero mask is stored in the ”expected
messages” register and in another ”background”
register. This operationstarts the secondphase of
instruction 6 which is called ”channel 0 extraction”
and is repeated at the beginning of any new time
frame.Atthebeginningofthetime frameanewcopy
of activatedchannelsto be extractedis madefrom
the ”backgroundregister” and put in the ”expected
messages”register. Inaddition the latterregister is
modifiedto indicate the exactnumberof messages
that have arrived. The term messages covers any
input0channeldatawithstartingsequencedifferent
from the label01. So using this label the numberof
expectedmessagescan be reducedto correspond
to the number of effectivemessages.If and onlyif
theresidualnumberisdifferentfromzerowill thede-
vice start the extraction protocol at the end of the
current routine.
Theprocedureisasfollows:theDRoutputispulsed
low as a two cycle interrupt request and OR2 is
loaded with the total number of active channelsto
be extracted.
The transferof OR2 contentto the microprocessor
continuestheextractionwhich consists of repeated
steps of OR1 and OR2 loading, indicating respec-
tively the message and the incomingbus number.
Readingthe registersin theorder OR1, OR2 must
be continueduntilcompletionoruntilthe time frame
runs out.
With anewtime frameanewextractionprocessbe-
gins, resuming the copy operation from the back-
groundregister.
During extraction the active channelsare scanned
from the highestto thelowest number(from 7to 0).
Whileextractionis beingcarried outthetime interval
requirementsbetweenactiverising edgesofRD are
minimum 4 to 7 t
CK
for sequenceOR2 - OR1 and
minimum2timest
CK
forsequenceOR1-OR2.More
detailsare givenin the following tables.
INSTRUCTION TABLES
The most significant digits of OR2 A7, A6, A5 area
copy of thePCM selectedoutputbus; theleastsig-
nificantdigitsof OR2 aretheopcode,C8 is thecon-
trolbit.Inanycaseparentheses()defineactualreg-
istercontent.
INSTRUCTION 1: CHANNEL CONNECTION
Control Signals
Match C/D
X
0
X
0
x
0
X
0
yes/no
1
Data Bus
D4
X
Ci4
X
Co4 Co3 Co2 Co1 Co0 4th Data Byte: selected output channel.
X
0
0
0
1
Instruction Opcode
C4
1
Ci4
Ci3
Ci2
Ci1
Ci0)
for match condition
C8
1
0
0
0
0
1)
for match condition
Notes
CS
0
0
0
0
0
WR
0
0
0
0
0
RD
1
1
1
1
1
D7
X
X
X
X
X
C7
(1
(Bi2
D6
X
X
X
X
X
C6
1
Bi1
D5
X
X
X
X
X
C5
1
Bi0
D3
X
Ci3
X
D2
Bi2
Ci2
Bo2 Bo1 Bo0
D1
Bi1
Ci1
D0
Bi0
Ci0
1
st
Data Byte: selected input bus.
2
nd
Data Byte: selected input channel.
3
rd
Data Byte: selected output bus.
yes
0
0
1
0
C3
1
C2
1
C1
1
C0
1)
OR1: CM content copy, that is,
for mismatch condition,
yes
1
0
1
0
A7
(Bo2
(Bo2
A6
Bo1
Bo1
A5
Bo0
Bo0
0
0
0
0
0
0
1
1)
OR2: that is,
for mismatch condition
M3488
13/18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3493B2 | CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY |
| M3493B1 | CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY |
| M34A08-VDW6T | 2 Kbit Serial SMBus EEPROM for ACR Card Configuration |
| M34C00 | SWITCH TACT 6MM SQ L=5.85MM160GF |
| M34C00-WDW6T | 3 x 128 bit Serial IC Bus EEPROM For ee-Tags |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3488Q1 | 制造商:STMicroelectronics 功能描述: |
| M3489PS-H300-B300 | 制造商:Bonitron 功能描述:REGULATOR FOR VFDS |
| M34-8L | 制造商:BOWIN 制造商全稱:BOWIN 功能描述:SINGLE OUTPUT LED FLASHER IC |
| M348X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UM348x Multi-Instrument Melody Generator |
| M34-92 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Three-Fold Fire Alarm Boxes and Transmitters |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。