參數(shù)資料
型號: M34518M4-XXXFP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP32
封裝: 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32
文件頁數(shù): 138/162頁
文件大?。?/td> 1149K
代理商: M34518M4-XXXFP
Rev.3.01
2005.06.15
page 75 of 157
REJ03B0008-0301
4518 Group
P31/INT1 pin
Note [1] on bit 3 of register I2
When the input of the INT1 pin is controlled with the bit 3 of reg-
ister I2 in software, be careful about the following notes.
Depending on the input state of the P31/INT1 pin, the external 1
interrupt request flag (EXF1) may be set when the bit 3 of regis-
ter I2 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 1 of register V1 to “0” (refer to
Figure 69) and then, change the bit 3 of register I2.
In addition, execute the SNZ1 instruction to clear the EXF1 flag to
“0” after executing at least one instruction (refer to Figure 69).
Also, set the NOP instruction for the case when a skip is per-
formed with the SNZ1 instruction (refer to Figure 69).
LA
4
; (02)
TV1A
; The SNZ1 instruction is valid ...........
LA
8
; (12)
TI2A
; Control of INT1 pin input is changed
NOP
...........................................................
SNZ1
; The SNZ1 instruction is executed
(EXF1 flag cleared)
NOP
...........................................................
: these bits are not used here.
Fig. 69 External 1 interrupt program example-1
Note [2] on bit 3 of register I2
When the bit 3 of register I2 is cleared to “0”, the RAM back-up
mode is selected and the input of INT1 pin is disabled, be careful
about the following notes.
When the input of INT1 pin is disabled (register I23 = “0”), set the
key-on wakeup function to be invalid (register K22 = “0”) before
system enters to the RAM back-up mode. (refer to Figure 70).
LA
0
; (02)
TK2A
; Input of INT1 key-on wakeup invalid ..
DI
EPOF
POF
; RAM back-up
: these bits are not used here.
Fig. 70 External 1 interrupt program example-2
Note on bit 2 of register I2
When the interrupt valid waveform of the P31/INT1 pin is
changed with the bit 2 of register I2 in software, be careful about
the following notes.
Depending on the input state of the P31/INT1 pin, the external 1
interrupt request flag (EXF1) may be set when the bit 2 of regis-
ter I2 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 1 of register V1 to “0” (refer to
Figure 71) and then, change the bit 2 of register I2.
In addition, execute the SNZ1 instruction to clear the EXF1 flag to
“0” after executing at least one instruction (refer to Figure 71).
Also, set the NOP instruction for the case when a skip is per-
formed with the SNZ1 instruction (refer to Figure 71).
LA
4
; (02)
TV1A
; The SNZ1 instruction is valid ...........
LA
12
; (12)
TI2A
; Interrupt valid waveform is changed
NOP
...........................................................
SNZ1
; The SNZ1 instruction is executed
(EXF1 flag cleared)
NOP
...........................................................
: these bits are not used here.
Fig. 71 External 1 interrupt program example-3
17
相關(guān)PDF資料
PDF描述
M34518E8SP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDIP32
M34518M2-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP32
M34519M6-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
M34519M8-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
M34519E8FP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34518M4-XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34518M6-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34518M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34519E8FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 720 FAMILY / 4500 SERIES
M34519M6-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 720 FAMILY / 4500 SERIES