- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45027 > M34506M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | M34506M4-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| 封裝： | 5.30 X 12.60 MM, 1.27 MM PITCH, PLASTIC, SOP-20 |
| 文件頁數(shù)： | 104/114頁 |
| 文件大?。?/td> | 836K |
| 代理商： | M34506M4-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁當(dāng)前第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
(4)
9.2.4
DMA Destination Address Registers ---------------------------------------------------------------------- 9-20
9.2.5
DMA Transfer Count Registers ----------------------------------------------------------------------------- 9-21
9.2.6
DMA Interrupt Related Registers --------------------------------------------------------------------------- 9-22
9.3 Functional Description of the DMAC ---------------------------------------------------------------------------------- 9-27
9.3.1
DMA Transfer Request Sources ---------------------------------------------------------------------------- 9-27
9.3.2
DMA Transfer Processing Procedure --------------------------------------------------------------------- 9-33
9.3.3
Starting DMA ---------------------------------------------------------------------------------------------------- 9-34
9.3.4
DMA Channel Priority ----------------------------------------------------------------------------------------- 9-34
9.3.5
Gaining and Releasing Control of the Internal Bus ---------------------------------------------------- 9-34
9.3.6
Transfer Units --------------------------------------------------------------------------------------------------- 9-35
9.3.7
Transfer Counts ------------------------------------------------------------------------------------------------- 9-35
9.3.8
Address Space -------------------------------------------------------------------------------------------------- 9-35
9.3.9
Transfer Operation --------------------------------------------------------------------------------------------- 9-35
9.3.10
End of DMA and Interrupt ------------------------------------------------------------------------------------ 9-37
9.3.11
Each Register Status after Completion of DMA Transfer -------------------------------------------- 9-37
9.4 Precautions about the DMAC ------------------------------------------------------------------------------------------ 9-38
CHAPTER 10 MULTIJUNCTION TIMERS
10.1 Outline of Multijunction Timers --------------------------------------------------------------------------------------- 10-2
10.2 Common Units of Multijunction Timers ----------------------------------------------------------------------------- 10-9
10.2.1
MJT Common Unit Register Map -------------------------------------------------------------------------- 10-10
10.2.2
Prescaler Unit -------------------------------------------------------------------------------------------------- 10-12
10.2.3
Clock Bus and Input/Output Event Bus Control Unit ------------------------------------------------- 10-13
10.2.4
Input Processing Control Unit ------------------------------------------------------------------------------ 10-17
10.2.5
Output Flip-flop Control Unit -------------------------------------------------------------------------------- 10-26
10.2.6
Interrupt Control Unit ----------------------------------------------------------------------------------------- 10-35
10.3 TOP (Output-Related 16-Bit Timer) --------------------------------------------------------------------------------- 10-64
10.3.1
Outline of TOP -------------------------------------------------------------------------------------------------- 10-64
10.3.2
Outline of Each Mode of TOP ------------------------------------------------------------------------------- 10-66
10.3.3
TOP Related Register Map ---------------------------------------------------------------------------------- 10-68
10.3.4
TOP Control Registers ---------------------------------------------------------------------------------------- 10-70
10.3.5
TOP Counters (TOP0CT–TOP10CT) --------------------------------------------------------------------- 10-75
10.3.6
TOP Reload Registers (TOP0RL–TOP10RL) ----------------------------------------------------------- 10-76
10.3.7
TOP Correction Registers (TOP0CC–TOP10CC) ----------------------------------------------------- 10-77
10.3.8
TOP Enable Control Registers ------------------------------------------------------------------------------ 10-78
10.3.9
Operation in TOP Single-shot Output Mode (with Correction Function) -------------------------- 10-80
10.3.10 Operation in TOP Delayed Single-shot Output Mode (with Correction Function) -------------- 10-86
10.3.11 Operation in TOP Continuous Output Mode (without Correction Function) --------------------- 10-91
10.4 TIO (Input/Output-Related 16-Bit Timer) --------------------------------------------------------------------------- 10-94
10.4.1
Outline of TIO --------------------------------------------------------------------------------------------------- 10-94
10.4.2
Outline of Each Mode of TIO -------------------------------------------------------------------------------- 10-96
10.4.3
TIO Related Register Map ----------------------------------------------------------------------------------- 10-99
10.4.4
TIO Control Registers ----------------------------------------------------------------------------------------- 10-101
10.4.5
TIO Counters (TIO0CT–TIO9CT) -------------------------------------------------------------------------- 10-109
10.4.6
TIO Reload 0/ Measure Registers (TIO0RL0–TIO9RL0) --------------------------------------------- 10-110
10.4.7
TIO Reload 1 Registers (TIO0RL1–TIO9RL1) ---------------------------------------------------------- 10-111
10.4.8
TIO Enable Control Registers ------------------------------------------------------------------------------- 10-112
10.4.9
Operation in TIO Measure Free-Run/ Clear Input Modes -------------------------------------------- 10-114
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34506M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| M34507E4FP | 4-BIT, OTPROM, MICROCONTROLLER, PDSO24 |
| M34507M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34507M4-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34507M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34507E4FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34507M2-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES |
| M34507M4-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34508G4FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34508G4GP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。