- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69010 > M34250M2-XXXFP 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | M34250M2-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20 |
| 封裝： | PLASTIC, SOP-20 |
| 文件頁數(shù)： | 24/61頁 |
| 文件大?。?/td> | 654K |
| 代理商： | M34250M2-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
27
MITSUBISHI MICROCOMPUTERS
4250 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
Remarks
Select the return edge (rising edge or falling edge) with the bit 2 of register
K0 according to the external state before going into the RAM back-up
state.
Set the port using the key-on wakeup function selected with register K0
to “H” level before going into the RAM back-up state.
Return source
G0/INT pin
Ports G1–G3
S0–S3
Return condition
Return by an external rising edge
input (“L”
→“H”) or falling edge
input (“H”
→“L”).
The EXF0 flag is not set.
Return by an external “L” level
input.
Table 13 Return source and return condition
Note: G0/INT pin and ports G1–G3, S0–S3 share the circuit which is used to detect the edge and to recognize “L” level.
The G0/INT pin cannot be set to “no key-on wakeup.”
RAM BACK-UP MODE
The 4250 Group has the RAM back-up mode.
When the POF instruction is executed continuously, system
enters the RAM back-up state.
As oscillation stops retaining RAM, the function of reset circuit
and states at RAM back-up mode, current dissipation can be
reduced without losing the contents of RAM. Table 12 shows
the function and states retained at RAM back-up. Figure 24 shows
the state transition.
(1) Identification of the start condition
Warm start (return from the RAM back-up state) or cold start
(return from the normal reset state) can be identified by
examining the state of the power down flag (P) with the SNZP
instruction.
(2) Warm start condition
When the external wakeup signal is input after the system
enters the RAM back-up state by executing the POF instruction
continuously, the CPU starts executing the software from
address 0 in page 0. In this case, the P flag is “1.”
(3) Cold start condition
The CPU starts executing the software from address 0 in page
0 when reset pulse is input to RESET pin.
In this case, the P flag is “0.”
(4) Return signal
An external wakeup signal is used to return from the RAM
back-up mode. Table 13 shows the return condition for each
return source.
Table 12 Functions and states retained at RAM back-up
RAM back-up
!
O
!
O
!
Function
Program counter (PC), registers A, B,
carry flag (CY), stack pointer (SP) (Note 2)
Contents of RAM
Port
Timer control register V1
Timer 1 function
Pull-up control register PU0
Key-on wakeup control register K0
Logic operation selection register LO
External interrupt request flag (EXF0)
Timer 1 interrupt request flag (T1F)
Interrupt enable flag (INTE)
Notes 1: “O” represents that the function can be retained, and
“!” represents that the function is initialized.
Registers and flags other than the above are undefined
at RAM back-up, and set an initial value after returning.
2:The stack pointer (SP) points the level of the stack
register and is initialized to “3” at RAM back-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34250M2-XXXFP | 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20 |
| M34280M1-XXXFP | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M34280M1-XXXGP | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M34280E1GP | 4-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M34501M2-XXXFP | 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3426 SL002 | 制造商:Alpha Wire 功能描述:CBL 8PR 24AWG SLT 500' |
| M3426 SL005 | 制造商:Alpha Wire 功能描述:CBL 8PR 24AWG SLT 100' |
| M3427-SLATE-500 | 制造商:Alpha Wire 功能描述: |
| M3428 SL001 | 制造商:Alpha Wire 功能描述:CBL 12PR 24AWG SLT 1000' |
| M3428 SL002 | 制造商:Alpha Wire 功能描述:CBL 12PR 24AWG SLT 500' |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。