Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
UART2 Special Mode Register 2
141
P7
0
/TxD
2
/SDA
P7
1
/RxD
2
/SCL
CLK
P7
2
/CLK
2
Falling edge
UART2 reception/ACK interrupt
request, DMA1 request
To DMA0, DMA1
To DMA0
P7
0
through P7
2
conforming to the simplified I C bus
I/O
Timer
UART2
Timer
UART2
Transmission
register
IICM=1 (SDDS=0) or
IICM=0
or IICM2=1
IICM=1
SDHI
Noize
Timer
UART2
IICM=1
UART2
IICM=0
I/O
D
T
Q
D
T
Q
D
T
Q
NACK
ACK
UART2
UART2
IICM=1
IICM=0
IICM=0
IICM=1
S
R
Q
IICM=1
IICM=0
I/O
R
Q
ALS
IICM=0 or
DL 000 (SDDS=1)
SDDS=0
or DL=000
SDDS=1 and
SWC2
Falling edge of 9 bit
SWC
IICM=1
IICM=0
or IICM2=1
Selector
Selector
Selector
Noize
Filter
Noize
*
With IICM set to 1, the port terminal is to be readable
even if 1 is assigned to P7
1
of the direction register.
Port reading
External clock
Internal clock
9th pulse
Bus collision
detection
Bus collision/start, stop condition
detection interrupt request
UART2 transmission/
NACK interrupt request
Start condition
detection
Stop condition
detection
L-synchronous
output enabling
bit
(Port P7
1
output data latch)
Data bus
Reception register
Bus busy
Arbitration
Analog
delay
Digital delay
(Divider)
Functions available in I
2
C mode are shown in Figure 1.16.30 — a functional block diagram.
Bit 3 of the UART2 special mode register 2 (address 0376
16
) is used as the SDA output stop bit. Setting
this bit to “1” causes an arbitration loss to occur, and the SDA pin turns to high-impedance state the
instant when the arbitration loss detection flag is set to “1”.
Bit 1 of the UART2 special mode register 2 (address 0376
16
) is used as the clock synchronization bit.
With this bit set to “1” at the time when the internal SCL is set to “H”, the internal SCL turns to “L” if the
falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting
within the “L” interval. When the internal SCL changes from “L” to “H” with the SCL pin set to “L”, stops
counting the baud rate generator, and starts counting it again when the SCL pin turns to “H”. Due to this
function, the UART2 transmission-reception clock becomes the logical product of the signal flowing
through the internal SCL and that flowing through the SCL pin. This function operates over the period
from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the
ninth bit. To use this function, choose the internal clock for the transfer clock.
Bit 2 of the UART2 special mode register 2 (0376
16
) is used as the SCL wait output bit. Setting this bit to
“1” causes the SCL pin to be fixed to “L” at the falling edge of the ninth bit of the clock. Setting this bit to
“0” frees the output fixed to “L”.
Figure 1.16.30. Functional block diagram for I
2
C mode