
Mitsubishi microcomputers
M16C / 61 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timing (Vcc = 5V)
152
Switching characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25oC, CM15 = “1” unless
otherwise specified)
VCC = 5V
Table 1.24.21. Memory expansion mode and microprocessor mode
(with wait, accessing external memory, multiplex bus area selected)
Symbol
Standard
Measuring condition
Max.
Min.
Parameter
Unit
td(BCLK-AD)
Address output delay time
25
ns
th(BCLK-AD)
Address output hold time (BCLK standard)
4
ns
td(BCLK-CS)
Chip select output delay time
25
ns
th(BCLK-CS)
Chip select output hold time (BCLK standard)
4
ns
th(RD-AD)
Address output hold time (RD standard)
(Note)
td(BCLK-RD)
RD signal output delay time
25
ns
th(BCLK-RD)
RD signal output hold time
0
ns
th(WR-AD)
Address output hold time (WR standard)
(Note)
td(BCLK-WR)
WR signal output delay time
25
ns
td(BCLK-DB)
Data output delay time (BCLK standard)
40
ns
th(BCLK-DB)
Data output hold time (BCLK standard)
4
ns
td(DB-WR)
Data output delay time (WR standard)
(Note)
ns
td(BCLK-ALE)
ALE signal output delay time (BCLK standard)
25
ns
th(BCLK-ALE)
ALE signal output hold time (BCLK standard)
– 4
ns
th(ALE-AD)
ALE signal output hold time (Adderss standard)
50
ns
th(BCLK-WR)
WR signal output hold time
0
ns
th(RD-CS)
Chip select output hold time (RD standard)
(Note)
th(WR-CS)
Chip select output hold time (WR standard)
(Note)
ns
td(AD-RD)
Post-address RD signal output delay time
ns
0
td(AD-WR)
Post-address WR signal output delay time
ns
0
tdZ(RD-AD)
Address output floating start time
ns
8
th(WR-DB)
Data output hold time (WR standard)
ns
(Note)
Note: Calculated according to the BCLK frequency as follows:
th(RD – AD) =
f(BCLK) X 2
10
9
[ns]
th(WR – AD) =
f(BCLK) X 2
10
9
[ns]
th(RD – CS) =
f(BCLK) X 2
10
9
[ns]
th(WR – CS) =
f(BCLK) X 2
10
9
[ns]
td(DB – WR) =
f(BCLK) X 2
10
9
– 40
[ns]
X 3
td(AD – ALE) =
f(BCLK) X 2
10
9
– 25
[ns]
th(WR – DB) =
f(BCLK) X 2
10
9
[ns]
td(AD-ALE)
ALE signal output delay time (Address standard)
ns
(Note)
Figure 1.24.1