- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359037 > M29W022BT70NZ1T (意法半導(dǎo)體) 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M29W022BT70NZ1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| 中文描述： | 2兆位的256Kb × 8，啟動(dòng)塊低壓單電源閃存 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大?。?/td> | 123K |
| 代理商： | M29W022BT70NZ1T |
5/20
M29W022BT, M29W022BB
BUS OPERATIONS
There are five standard busoperations that control
the device. These are Bus Read, Bus Write, Out-
put Disable, Standby and Automatic Standby. See
Table 5, Bus Operations, for a summary. Typically
glitches of less than 5ns on Chip Enable or Write
Enable are ignored by the memory and do not af-
fect bus operations.
Bus Read.
Bus Read operations read from the
memory cells, or specific registers in the Com-
mand Interface. A valid Bus Read operation in-
volves setting the desired address on the Address
Inputs, applying a Low signal, V
IL
, to Chip Enable
and Output Enable and keeping Write Enable
High, V
IH
. The Data Inputs/Outputs will output the
value, see Figure 8, Read Mode AC Waveforms,
and Table 12, Read AC Characteristics, for details
of when the output becomes valid.
Bus Write.
Bus Write operations write to the
Command Interface. A valid Bus Write operation
begins by setting the desired address on the Ad-
dress Inputs. The Address Inputs are latched by
the CommandInterface on the falling edge of Chip
Enable or Write Enable, whichever occurs last.
The Data Inputs/Outputs are latched by the Com-
mand Interface on the rising edge of Chip Enable
or WriteEnable, whichever occursfirst.Output En-
able must remain High, V
IH
, during the whole Bus
Write operation. See Figures 9 and 10, Write AC
Waveforms, and Tables 13 and 14, Write AC
Characteristics, for details of the timing require-
ments.
Output Disable.
The Data Inputs/Outputs are in
the high impedance state when Output Enable is
High, V
IH
.
Standby.
When Chip Enable is High, V
IH
, the
memory enters Standby mode and the Data In-
puts/Outputs pins are placed in the high-imped-
ance state. To reduce the Supply Current to the
Standby Supply Current, I
CC2
, Chip Enableshould
be held within V
CC
±
0.2V.For the Standby current
level see Table 11, DC Characteristics.
During program or erase operations the memory
will continue to use the Program/Erase Supply
Current, I
CC3
, for Programor Erase operations un-
til the operation completes.
Automatic Standby.
If CMOSlevels (V
CC
±
0.2V)
are used to drive the bus and the busis inactive for
150ns or more the memory enters Automatic
Standby where the internal Supply Current is re-
duced to the Standby Supply Current, I
CC2
. The
Data Inputs/Outputs will still output data if a Bus
Read operation is in progress.
Special Bus Operations
Additional bus operations can be performed to
read the Electronic Signature and also to apply
and remove Block Protection. These bus opera-
tions are intended for use by programming equip-
ment and are not usually used in applications.
They require V
ID
to be applied to some pins.
Electronic Signature.
The
codes, the manufacturer code and the device
code, that can be read to identify the memory.
These codes can be read by applying the signals
listed in Table 5, Bus Operations.
Block Protection
and
BlocksUnprotection.
Each
block can be separately protected against acci-
dental Program or Erase. Protected blocks can be
unprotected to allow data to be changed. Block
Protection and Blocks Unprotection operations
must only be performed on programming equip-
ment. For further information refer to Application
Note AN1122, Applying Protection and Unprotec-
tion to M29 Series Flash.
memory
has
two
Table 5. Bus Operations
Note: X = V
IL
or V
IH
.
Operation
E
G
W
Address Inputs
Data
Inputs/Outputs
Bus Read
V
IL
V
IL
V
IH
Cell Address
Data Output
Bus Write
V
IL
V
IH
V
IL
Command Address
Data Input
Output Disable
X
V
IH
V
IH
X
Hi-Z
Standby
V
IH
X
X
X
Hi-Z
Read Manufacturer
Code
V
IL
V
IL
V
IH
A0 = V
IL
, A1 = V
IL
, A9 = V
ID
,
Others V
IL
or V
IH
20h
Read Device Code
V
IL
V
IL
V
IH
A0 = V
IH
, A1 = V
IL
, A9 = V
ID
,
Others V
IL
or V
IH
C4h (M29W022BT)
C3h (M29W022BB)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M29W022BB70NZ1T | 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BT90NZ1T | 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BB90NZ1T | 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BT55NZ6T | 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BB55NZ6T | 2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M29W022BT70NZ6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BT90K1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BT90K6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BT90NZ1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
| M29W022BT90NZ6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block Low Voltage Single Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。