- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359008 > M28C17-90MS6T (意法半導(dǎo)體) 16K 2K x 8 PARALLEL EEPROM with SOFTWARE DATA PROTECTION PDF資料下載
參數(shù)資料
| 型號： | M28C17-90MS6T |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | EEPROM |
| 英文描述： | 16K 2K x 8 PARALLEL EEPROM with SOFTWARE DATA PROTECTION |
| 中文描述： | 16K的2K × 8的并行EEPROM，帶有軟件數(shù)據(jù)保護(hù) |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 165K |
| 代理商： | M28C17-90MS6T |
AI01488
ADDRESS
LATCH
A6-A10
(Page Address)
X
CONTROL LOGIC
64K ARRAY
ADDRESS
LATCH
A0-A5
Y DECODE
VPP GEN
RESET
SENSE AND DATA LATCH
I/O BUFFERS
RB
E
G
W
PAGE LOAD
TIMER STATUS
TOGGLE BIT
DATA POLLING
DQ0-DQ7
Figure 3. Block Diagram
Microcontroller Control Interface
The M28C17 provides two write operation status
bits and one status pin that can be used to minimize
the system write cycle. These signals are available
on the I/O port bits DQ7 or DQ6 of the memory
during programming cycle only, or as the RB signal
on a separate pin.
DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0
DP
TB
PLTS Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Figure 4. Status Bit Assignment
DP = Data Polling
TB = Toggle Bit
PLTS = Page Load Timer Status
Data Polling bit (DQ7).
During the internal write
cycle, any attempt to read the last byte written will
produce on DQ7 the complementary value of the
previously latched bit. Once the write cycle is fin-
ished the true logic value appears on DQ7 in the
read cycle.
Toggle bit (DQ6).
The M28C17 offers another way
for determining when the internal write cycle is
completed. During the internal Erase/Write cycle,
DQ6 will toggle from "0" to "1" and "1" to "0" (the
first read value is "0") on subsequent attempts to
read the memory. When the internal cycle is com-
pleted the toggling will stop and the device will be
accessible for a new Read or Write operation.
Page Load Timer Status bit (DQ5)
. In the Page
Write mode data may be latched by E or W. Up to
64 bytes may be input. The Data output (DQ5)
indicates the status of the internal Page Load
Timer. DQ5 may be read by asserting Output En-
able Low (t
PLTS
). DQ5 Low indicates the timer is
running, High indicates time-out after which the
write cycle will start and no new data may be input.
Ready/Busy pin.
The RB pin provides a signal at
its open drain output which is low during the
erase/write cycle, but which is released at the
completion of the programming cycle.
4/17
M28C17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M28C17-90MS1T | 16K 2K x 8 PARALLEL EEPROM with SOFTWARE DATA PROTECTION |
| M28C17-90K6T | SM Series Subminiature Basic Switch, Single Pole Double Throw (SPDT), 250 Vac, 5 A, Simulated Roller Actuator, Solder Termination |
| M28C17-90WK1TR | Fuses, 8A 250V T IEC GLASS 5X20 |
| M28C256 | 256 Kbit (32Kb x8) Parallel EEPROM with Software Data Protection |
| M28C256-12BS1T | 256 Kbit (32Kb x8) Parallel EEPROM with Software Data Protection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M28C17-90P1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16K 2K x 8 PARALLEL EEPROM with SOFTWARE DATA PROTECTION |
| M28C17-90P6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16K 2K x 8 PARALLEL EEPROM with SOFTWARE DATA PROTECTION |
| M28C17-90WK1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Kbit 2K x 8 Parallel EEPROM With Software Data Protection |
| M28C17-90WK6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Kbit 2K x 8 Parallel EEPROM With Software Data Protection |
| M28C17A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Kbit 2Kb x8 Parallel EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。