- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358996 > M27V102-100K1TR (意法半導體) 1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM PDF資料下載
參數(shù)資料
| 型號： | M27V102-100K1TR |
| 廠商： | 意法半導體 |
| 英文描述： | 1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| 中文描述： | 1兆位64Kb的× 16低壓紫外線存儲器和OTP存儲器 |
| 文件頁數(shù)： | 8/15頁 |
| 文件大?。?/td> | 116K |
| 代理商： | M27V102-100K1TR |
tAVPL
VALID
AI00706
A0-A15
Q0-Q15
VPP
VCC
P
G
DATA IN
DATA OUT
E
tQVPL
tVPHPL
tVCHPL
tPHQX
tPLPH
tGLQV
tQXGL
tELPL
tGHQZ
tGHAX
PROGRAM
VERIFY
Figure 6. Programmingand VerifyModes AC Waveforms
PRESTOII ProgrammingAlgorithm
PRESTO II Programming Algorithm allows pro-
gramming of the whole array with a guaranteed
margin, in a typical timeof 6.5 seconds.Program-
ming with PRESTO II consists of applying a se-
quenceof 100
μ
sprogrampulsestoeachworduntil
a correct verify occurs (see Figure 7). During pro-
grammingand verify operation,a MARGINMODE
circuitisautomaticallyactivatedin orderto guaran-
tee that each cell is programmed with enough
margin. Nooverprogrampulseisappliedsincethe
verify in MARGIN MODE at V
CC
muchhigherthan
3.6V provides necessary margin to each pro-
grammed cell.
ProgramInhibit
ProgrammingofmultipleM27V102sin parallelwith
differentdata is also easily accomplished. Except
for E, all like inputs including G of the parallel
M27V102may be common. ATTLlow levelpulse
appliedto aM27V102’sPinput,withElowandV
PP
at12.75V,willprogramthat M27V102. Ahighlevel
E input inhibits the other M27V102s from being
programmed.
ProgramVerify
A verify (read) should be performed on the pro-
grammedbitsto determinethattheywere correctly
programmed. The verify is accomplished with E
AI00707C
n = 0
Last
Addr
VERIFY
P = 100
μ
s Pulse
++n
= 25
++ Addr
VCC= 6.25V, VPP= 12.75V
FAIL
CHECK ALL WORDS
1st: VCC= 6V
2nd: VCC= 4.2V
YES
NO
YES
NO
YES
NO
Figure 7. ProgrammingFlowchart
8/15
M27V102
相關PDF資料 |
PDF描述 |
|---|---|
| M27V102-100K6TR | 1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-100N1TR | 1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-100N6TR | TEST SOCKET FOR TERMINAL BLOCK |
| M27V102-120N1TR | 1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-120N6TR | 1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M27V102-100K6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-100N1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-100N6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-120B1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
| M27V102-120B6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x 16 Low Voltage UV EPROM and OTP EPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。