- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377802 > M25P16-VMW6TG (意法半導體) 4 Mbit Uniform Sector, Serial Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M25P16-VMW6TG |
| 廠商： | 意法半導體 |
| 元件分類： | DRAM |
| 英文描述： | 4 Mbit Uniform Sector, Serial Flash Memory |
| 中文描述： | 4兆位統(tǒng)一部門，串行閃存 |
| 文件頁數(shù)： | 28/55頁 |
| 文件大小： | 335K |
| 代理商： | M25P16-VMW6TG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
Instructions
M25P16
28/55
6.8
Page Program (PP)
The Page Program (PP) instruction allows bytes to be programmed in the memory
(changing bits from 1 to 0). Before it can be accepted, a Write Enable (WREN) instruction
must previously have been executed. After the Write Enable (WREN) instruction has been
decoded, the device sets the Write Enable Latch (WEL).
The Page Program (PP) instruction is entered by driving Chip Select (S) Low, followed by
the instruction code, three address bytes and at least one data byte on Serial Data Input (D).
If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes
beyond the end of the current page are programmed from the start address of the same
page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (S)
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Figure 15
.
If more than 256 bytes are sent to the device, previously latched data are discarded and the
last 256 data bytes are guaranteed to be programmed correctly within the same page. If less
than 256 Data bytes are sent to device, they are correctly programmed at the requested
addresses without having any effects on the other bytes of the same page.
For optimized timings, it is recommended to use the Page Program (PP) instruction to
program all consecutive targeted Bytes in a single sequence versus using several Page
Program (PP) sequences with each containing only a few Bytes (see
Table 15: AC
characteristics (Grade 6)
).
Chip Select (S) must be driven High after the eighth bit of the last data byte has been
latched in, otherwise the Page Program (PP) instruction is not executed.
As soon as Chip Select (S) is driven High, the self-timed Page Program cycle (whose
duration is t
PP
) is initiated. While the Page Program cycle is in progress, the Status Register
may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress
(WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At
some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is
reset.
A Page Program (PP) instruction applied to a page which is protected by the Block Protect
(BP2, BP1, BP0) bits (see
Table 2
and
Table 3
) is not executed.
相關PDF資料 |
PDF描述 |
|---|---|
| M25P16-VMW6TP | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VME3G | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VME3P | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VME3TG | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VME3TP | 4 Mbit Uniform Sector, Serial Flash Memory |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M25P16-VMW6TP | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:16 Mbit, serial Flash memory, 75 MHz SPI bus interface |
| M25P16-VMW6YG | 制造商:Micron Technology Inc 功能描述:16 MBIT, SERIAL FLASH MEMORY, 75 MHZ SPI BUS INTERFACE - Trays |
| M25P20 | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:2 Mbit, low voltage, Serial Flash memory with 50MHz SPI bus interface |
| M25P20-AV3D11 | 制造商:Micron Technology Inc 功能描述:2MX1 NOR FLASH DIE-COM AUTOMOTIVE TEMP 3.0V - Trays |
| M25P20-ESU21/90 | 制造商:Micron Technology Inc 功能描述:SERIAL NOR - Gel-pak, waffle pack, wafer, diced wafer on film |
發(fā)布緊急采購，3分鐘左右您將得到回復。