- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358970 > M24512-WDW6 (意法半導(dǎo)體) CAP 3300UF 50V ELECT SMG RAD PDF資料下載
參數(shù)資料
| 型號： | M24512-WDW6 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CAP 3300UF 50V ELECT SMG RAD |
| 中文描述： | 512千位串行I眷總線的EEPROM |
| 文件頁數(shù)： | 16/24頁 |
| 文件大小： | 379K |
| 代理商： | M24512-WDW6 |
M24512
16/24
Table 14. AC Characteristics (M24512 – W)
Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
4. For M24512 devices whose package marking shows the process letter “A” t
W
(max) = 5ms whereas for M24512 devices whose
package marking shows the process letter “V” t
W
(max) = 10ms
Table 15. AC Characteristics
(1)
(M24512 – R)
Symbol
Alt.
Note: 1. The information contained in
Table 15.
is related to the new M24512 (process letter “A”) and is subject to change without previous
notice.
2. For a reSTART condition, or following a Write cycle.
3. Sampled only, not 100% tested.
4. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
Symbol
Alt.
Parameter
Min.
Max.
Unit
f
C
f
SCL
Clock Frequency
400
kHz
t
CHCL
t
HIGH
Clock Pulse Width High
600
ns
t
CLCH
t
LOW
Clock Pulse Width Low
1300
ns
t
CH1CH2
t
R
Clock Rise Time
300
ns
t
CL1CL2
t
F
Clock Fall Time
300
ns
t
DH1DH2 (2)
t
R
SDA Rise Time
20
300
ns
t
DL1DL2 (2)
t
F
SDA Fall Time
20
300
ns
t
DXCX
t
SU:DAT
Data In Set Up Time
100
ns
t
CLDX
t
HD:DAT
Data In Hold Time
0
ns
t
CLQX
t
DH
Data Out Hold Time
200
ns
t
CLQV (3)
t
AA
Clock Low to Next Data Valid (Access Time)
200
900
ns
t
CHDX (1)
t
SU:STA
Start Condition Set Up Time
600
ns
t
DLCL
t
HD:STA
Start Condition Hold Time
600
ns
t
CHDH
t
SU:STO
Stop Condition Set Up Time
600
ns
t
DHDL
t
BUF
Time between Stop Condition and Next Start Condition
1300
ns
t
W
t
WR
Write Time
5 or 10
(4)
ms
Parameter
Min.
Max.
Unit
f
C
f
SCL
Clock Frequency
400
kHz
t
CHCL
t
HIGH
Clock Pulse Width High
600
ns
t
CLCH
t
LOW
Clock Pulse Width Low
1300
ns
t
DL1DL2 (3)
t
F
SDA Fall Time
20
300
ns
t
DXCX
t
SU:DAT
Data In Set Up Time
100
ns
t
CLDX
t
HD:DAT
Data In Hold Time
0
ns
t
CLQX
t
DH
Data Out Hold Time
200
ns
t
CLQV (4)
t
AA
Clock Low to Next Data Valid (Access Time)
200
900
ns
t
CHDX (2)
t
SU:STA
Start Condition Set Up Time
600
ns
t
DLCL
t
HD:STA
Start Condition Hold Time
600
ns
t
CHDH
t
SU:STO
Stop Condition Set Up Time
600
ns
t
DHDL
t
BUF
Time between Stop Condition and Next Start Condition
1300
ns
t
W
t
WR
Write Time
10
ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M24C08-SDW3T | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| M24C64-RMB3TP | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| M24C64-RMB6 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| M24C64-RMB6P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| M24C64-RMB6T | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M24512-WDW6G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit and 256 Kbit Serial I2C bus EEPROM with three Chip Enable lines |
| M24512-WDW6P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit and 256 Kbit Serial I2C bus EEPROM with three Chip Enable lines |
| M24512-WDW6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit Serial I睠 Bus EEPROM |
| M24512-WDW6TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit and 256 Kbit Serial I2C bus EEPROM with three Chip Enable lines |
| M24512-WDW6TP | 功能描述:電可擦除可編程只讀存儲(chǔ)器 512Kb and 256Kb Ser RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。