- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358969 > M24128-BWMW6TG (意法半導體) 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines PDF資料下載
參數(shù)資料
| 型號： | M24128-BWMW6TG |
| 廠商： | 意法半導體 |
| 元件分類： | DRAM |
| 英文描述： | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| 中文描述： | 256Kbit和128Kbit的EEPROM串行I2C總線具有三個芯片使能線 |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 135K |
| 代理商： | M24128-BWMW6TG |
M24256, M24128
4/17
must be stable during the clock low-to-high transi-
tion, and the data must change onlywhen the SCL
line is low.
Memory Addressing
To start communication between the bus master
and the slave memory, the master must initiate a
START condition. Following this, the master sends
the 8-bit byte, shown in Table 3, on the SDA bus
line (most significant bit first). This consists of the
7-bit Device Select Code, and the 1-bit Read/Write
Designator (RW). The Device Select Code is fur-
ther subdivided into: a 4-bit Device Type Identifier,
and a 3-bit Chip Enable “Address” (0, 0, 0).
To address the memory array, the 4-bit Device
Type Identifier is 1010b.
The 8
th
bit is the RW bit. This is set to ‘1’ for read
and ‘0’ for write operations. If a match occurs on
the Device Select Code, the corresponding mem-
ory gives an acknowledgment on the SDA bus dur-
ing the 9
th
bit time. If the memory does not match
the Device Select Code, it deselects itself from the
bus, and goes into stand-by mode.
Figure 4. I
2
C Bus Protocol
SCL
SDA
SCL
SDA
SDA
START
Condition
SDA
Input
SDA
Change
AI00792B
STOP
Condition
1
2
3
7
8
9
MSB
ACK
START
Condition
SCL
1
2
3
7
8
9
MSB
ACK
STOP
Condition
Table 3. Device Select Code
1
Note: 1. The most significant bit, b7, is sent first.
Device Type Identifier
Chip Enable
RW
b7
b6
b5
b4
b3
b2
b1
b0
Device Select Code
1
0
1
0
0
0
0
RW
相關PDF資料 |
PDF描述 |
|---|---|
| M24128-BWMW6T | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWDW6TP | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWDW6TG | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWDW6T | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWDW6P | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M24128-BWMW6TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-DF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128-Kbit serial I?2C bus EEPROM |
| M24128-DFCS6TP/K | 制造商:STMicroelectronics 功能描述:E-EPROM - Tape and Reel 制造商:STMicroelectronics 功能描述:EEPROM 128KB SERIAL I2C WLCSP |
| M24128-DFDW6TP | 功能描述:電可擦除可編程只讀存儲器 128-Kbit I2C EEProm 1MHz 1.7V to 5.5V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M24128-DFMC6TG | 功能描述:電可擦除可編程只讀存儲器 128-Kbit I2C EEProm 1MHz 1.7V to 5.5V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。