參數(shù)資料
型號： LXT9781
英文描述： Interface IC
中文描述： 接口IC
文件頁數(shù)： 25/68頁
文件大小： 1177K
代理商： LXT9781
Low-Power Octal PHY
—
LXT9784
Datasheet
25
Table 7. Miscellaneous Signal Descriptions
Ball ID
Signal Name
Type
1
Description
Y11, A11
RBIAS10_0
RBIAS10_1
B
Bias Reference Resistor 10.
A 464
1%
resistor should be connected
from this pin to ground. This determines the current source in 10M mode.
Y10, A10
RBIAS100_0
RBIAS100_1
B
Bias Reference Resistor 100.
A 619
1%
resistor should be connected
from this pin to ground. This determines the current source in 100M
mode.
K3
MCLK
I
Master Clock.
The
LXT9784 master input clock, 35/65 duty cycle,
±
50ppm.
The MCLK frequency varies, based on the mode. Mode is set by the
MODE<2:0> pins.
In RMII mode, MODE<2:0> = 001, MCLK = 50 MHz
In SMII mode, MODE<2:0> = 010, MCLK = 125 MHz
K18
RESET
I
Reset.
The Reset signal is active high and resets the LXT9784. A reset
pulse width of at least 500
μ
s should be used.
J1, K2, L2
MODE_0
MODE_1
MODE_2
I
Mode of Operation.
Sets the LXT9784 mode of operation. See Table 10.
L20, L19
ID_0
ID_1
I-PD
ID.
Sets the two most significant bits of the PHY addresses.
The ID<1:0> pins are used to set the PHY addresses for accessing the
PHY registers through the MII management interface.
B18
INT
OD
Link Status Interrupt.
The Link status change interrupt line.
K19
BP4B5B
I-PD
4B5B encoder Bypass.
If BP4B5B is high, the 4B5B encoder / 5B4B
decoder will be bypassed in 100 Mbps mode of operation.
K20
SCRMBP
I-PD
Scrambler/Descrambler Bypass.
If SCRMBP is high, the scrambler/
descrambler of TP-PMD will be bypassed in 100 Mbps mode of
operation.
K1
FRCLNK
I-PD
Force Link.
When high, force good link at speed of operation.
L3
FRC34
I-PD
Force 34 Pattern.
When high, force the 34 pattern in 100M only.
G18
MDI-X
I-PU
MDI-X Enable.
When high, enable the MDI/MDI-X automatic detection
and switch-over feature.
H19
TI
I
Test Input.
Sets the device into manufacturing test mode
(MODE<2:0>=
”
111
”
). Should be externally pulled low when not in use.
H18
TEXEC
I
Test Execute
Command.
Sets the device into async test mode
(MODE<2:0>=
”
111
”
). Should be externally pulled low when not in use.
H20
TCK
I
Test Clock.
The
test clock signal. Should be externally pulled low when
not in use.
B20
TOUT
O
Test Output.
The
test output port.
1. Refer to
Table 1 on page 11
for Signal Type Definitions.
相關PDF資料
PDF描述
LXT9781BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9781HC LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT9782 Interface IC
LXT9782BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9782HC LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
相關代理商/技術參數(shù)
參數(shù)描述
LXT9781BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9781HC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT9782 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
LXT9782BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9782HC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*