- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT9763HC (INTEL CORP) LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT9763HC |
| 廠商： | INTEL CORP |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 5/74頁 |
| 文件大?。?/td> | 1035K |
| 代理商： | LXT9763HC |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Datasheet
5
Fast Ethernet 10/100 Hex Transceiver with Full MII
—
LXT9763
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
LXT9763 Block Diagram .......................................................................................9
LXT9763 Pin Assignments..................................................................................10
LXT9763 Interfaces ............................................................................................17
Port Address Scheme ........................................................................................19
Management Interface Read Frame Structure ...................................................19
Management Interface Write Frame Structure ...................................................20
Interrupt Logic ....................................................................................................20
Initialization Sequence .......................................................................................22
Hardware Configuration Settings .......................................................................23
Overview of Link Establishment .........................................................................25
MII Data Interface ...............................................................................................26
Loopback Paths ..................................................................................................27
100BASE-X Frame Format ................................................................................28
100BASE-TX Data Path .....................................................................................29
Protocol Sublayers .............................................................................................30
LED Pulse Stretching .........................................................................................36
Power and Ground Supply Connections ............................................................41
Typical Twisted-Pair Interface ............................................................................42
Typical Fiber Interface ........................................................................................43
100BASE-TX Receive Timing (4B Mode) ...........................................................47
100BASE-TX Transmit Timing (4B Mode) .........................................................48
100BASE-TX Receive Timing (5B Mode) ..........................................................49
100BASE-TX Transmit Timing (5B Mode) .........................................................50
100BASE-FX Receive Timing ............................................................................51
100BASE-FX Transmit Timing ...........................................................................52
10BASE-T Receive Timing .................................................................................53
10BASE-T Transmit Timing ................................................................................54
10BASE-T SQE (Heartbeat) Timing ...................................................................54
10BASE-T Jab and Unjab Timing ......................................................................55
Auto Negotiation and Fast Link Pulse Timing ....................................................55
Fast Link Pulse Timing .......................................................................................56
MDIO Write Timing (MDIO Sourced by MAC) ....................................................56
MDIO Read Timing (MDIO Sourced by PHY) ....................................................57
Power-Up Timing ................................................................................................57
RESET And Power-Down Recovery Timing ......................................................58
PHY Identifier Bit Mapping .................................................................................64
LXT9763 Package Specification .........................................................................73
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT9784 | Transceiver Hardware Integrity Function Overview |
| LXT9785 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| LY402 | SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LYU3000 | High Brightness LED Lamp |
| LYU5000 | Ultra Brightness LED Lamp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT9763HC-B2 | 制造商:Intel 功能描述: |
| LXT9763HC-C4 | 制造商:Intel 功能描述: |
| LXT9781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| LXT9781BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC |
| LXT9781HC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。