- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369886 > LXT970ATC Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號： | LXT970ATC |
| 元件分類： | 通信、網絡模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據通信 |
| 文件頁數(shù)： | 25/68頁 |
| 文件大小： | 1177K |
| 代理商： | LXT970ATC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Low-Power Octal PHY
—
LXT9784
Datasheet
25
Table 7. Miscellaneous Signal Descriptions
Ball ID
Signal Name
Type
1
Description
Y11, A11
RBIAS10_0
RBIAS10_1
B
Bias Reference Resistor 10.
A 464
1%
resistor should be connected
from this pin to ground. This determines the current source in 10M mode.
Y10, A10
RBIAS100_0
RBIAS100_1
B
Bias Reference Resistor 100.
A 619
1%
resistor should be connected
from this pin to ground. This determines the current source in 100M
mode.
K3
MCLK
I
Master Clock.
The
LXT9784 master input clock, 35/65 duty cycle,
±
50ppm.
The MCLK frequency varies, based on the mode. Mode is set by the
MODE<2:0> pins.
In RMII mode, MODE<2:0> = 001, MCLK = 50 MHz
In SMII mode, MODE<2:0> = 010, MCLK = 125 MHz
K18
RESET
I
Reset.
The Reset signal is active high and resets the LXT9784. A reset
pulse width of at least 500
μ
s should be used.
J1, K2, L2
MODE_0
MODE_1
MODE_2
I
Mode of Operation.
Sets the LXT9784 mode of operation. See Table 10.
L20, L19
ID_0
ID_1
I-PD
ID.
Sets the two most significant bits of the PHY addresses.
The ID<1:0> pins are used to set the PHY addresses for accessing the
PHY registers through the MII management interface.
B18
INT
OD
Link Status Interrupt.
The Link status change interrupt line.
K19
BP4B5B
I-PD
4B5B encoder Bypass.
If BP4B5B is high, the 4B5B encoder / 5B4B
decoder will be bypassed in 100 Mbps mode of operation.
K20
SCRMBP
I-PD
Scrambler/Descrambler Bypass.
If SCRMBP is high, the scrambler/
descrambler of TP-PMD will be bypassed in 100 Mbps mode of
operation.
K1
FRCLNK
I-PD
Force Link.
When high, force good link at speed of operation.
L3
FRC34
I-PD
Force 34 Pattern.
When high, force the 34 pattern in 100M only.
G18
MDI-X
I-PU
MDI-X Enable.
When high, enable the MDI/MDI-X automatic detection
and switch-over feature.
H19
TI
I
Test Input.
Sets the device into manufacturing test mode
(MODE<2:0>=
”
111
”
). Should be externally pulled low when not in use.
H18
TEXEC
I
Test Execute
Command.
Sets the device into async test mode
(MODE<2:0>=
”
111
”
). Should be externally pulled low when not in use.
H20
TCK
I
Test Clock.
The
test clock signal. Should be externally pulled low when
not in use.
B20
TOUT
O
Test Output.
The
test output port.
1. Refer to
Table 1 on page 11
for Signal Type Definitions.
相關PDF資料 |
PDF描述 |
|---|---|
| LXT971ABC | LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ABE | LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ALC | LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC |
| LXT971ALE | LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC |
| LXT974QC | LAN Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXT970QC | 制造商:LEVEL ONE 功能描述: 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One Communications 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971ABC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ABE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971ALC | 制造商:Intel 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Intellon Corporation 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。