參數(shù)資料
型號(hào)： LXT331QE
英文描述： LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC
中文描述： 線路接口|的CMOS | QFP封裝| 44PIN |塑料
文件頁(yè)數(shù)： 13/32頁(yè)
文件大?。?/td> 395K
代理商： LXT331QE
Dual T1/E1 Line Interface Unit
—
LXT331
Datasheet
13
2.3.1
Host Mode Control
Host mode is selected when a clock is applied to the SPE pin. Each of the two LIUs contains a pair
of data registers, one for command inputs and one for status outputs. An SIO transaction is initiated
by a falling pulse on one of the two Port Select pins, PS0 or PS1. Only one LIU can be selected at a
time. A High-to-Low transition on PS
n
is required for each subsequent access to the Host mode
registers. If both PS0 and PS1 are active simultaneously, Port 0 has priority over Port1.
The LIU addressed by the PS
n
pulse responds by writing the incoming serial word (at the SDI pin)
into its command register.
Figure 5 on page 15
shows an SIO write operation. The 16-bit serial
word consists of an 8-bit Command/Address byte and an 8-bit Data byte. If the command word
contains a read request, the addressed LIU subsequently outputs the contents of its status register
onto the SDO pin.
Figure 6 on page 16
shows an SIO read operation. The Clock Edge (CLKE) signal determines
when the SDO output is valid (relative to SCLK) as follows:
If CLKE = High, SDO is valid on the rising edge of SCLK. If CLKE = Low, SDO is valid on the
falling edge of SCLK. Refer to Test Specifications for SIO timing.
2.3.1.1
Serial Input Word
Figure 5 on page 15
shows the Serial Input data structure. The LXT331 is addressed by setting bit
A4 in the Address/Command byte, corresponding to address 16. Bit 1 of the serial Address/
Command byte provides Read/Write (R/W) control when the chip is accessed. The R/W bit is set to
logic 1 to read the data output byte from the chip, and set to logic 0 to write the input data byte to
the chip.
The second 8 bits of a write operation (the Data Input byte) clear the Driver Performance Monitor
(DPM) and Driver Fail Monitor (DFM) interrupts, reset the chip, and control diagnostic modes.
The first and second bits (D0-1) clear and/or mask the DPM and DFM interrupts, and the last 3 bits
(D5-7) control operating modes (normal and diagnostic) and chip reset. Refer to
Table 3
for details
on bits D5-7.
Figure 4. LXT331 Driver Performance Monitor
Pulse Width
Monitor
Pulse Width
Monitor
Pulse Width
Monitor
Pulse Width
Monitor
+
+
+
+
-
-
-
-
MTIP
+2.5 V
+790 mV
MRING
+2.5 V
-790 mV
C1
C2
C3
C4
A1
A2
O1
CLK
CNTR63
zero*
DPM
I
C
R
R
O
S
Q
A
B
相關(guān)PDF資料
PDF描述
LXT331QH LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC
LXT332PE Line Interface
LXT332QE Line Interface
LXT334&LXT304A LXT334 & LXT304A - LXT334 & LXT304A ?Low Cost & High Performance Quad E1 Interface Solution
LXT336QE PCM RECEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|64PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT331QH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC
LXT332 制造商:LVL1 制造商全稱:LVL1 功能描述:Dual T1/E1 Line Interface Unit with Crystal-less Attenuation
LXT332PE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface
LXT332QE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface
LXT334 制造商:LVL1 制造商全稱:LVL1 功能描述:Quad Short Haul Transceiver with Clock Recovery
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*