- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369884 > LXT315NE PCM REPEATER|T-1(DS1)|CMOS|DIP|16PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT315NE |
| 英文描述： | PCM REPEATER|T-1(DS1)|CMOS|DIP|16PIN|PLASTIC |
| 中文描述： | 的PCM直放站|的T 1（DS1的）|的CMOS |雙酯| 16PIN |塑料 |
| 文件頁數(shù)： | 11/26頁 |
| 文件大?。?/td> | 402K |
| 代理商： | LXT315NE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
T1 CSU/ISDN PRI Transceiver
—
LXT310
Datasheet
11
The transmitted pulse shape is determined by Line Build Out (LBO) inputs LBO1 and LBO2 as
follows:
In Host mode, LBO is specified by setting the appropriate bits in the LXT310 register via the serial
port. In the Hardware mode, LBO inputs are applied through individual pins (1 = High; 0 = Low).
Shaped pulses meeting the various T1 CSU and ISDN PRI requirements are applied to the AMI
line driver for transmission onto the line at TTIP and TRING. Refer to Test Specifications for T1
pulse mask specifications.
2.3.2
Short Circuit Limit
The LXT310 transmitter is equipped with a short-circuit limiter. This feature limits to
approximately 120 mA RMS the current the transmitter will source into a low-impedance load.
The limiter trips when the RMS current exceeds the limit for 100 μs (~ 150 marks). It
automatically resets when the load current drops below the limit.
The LXT310 meets or exceeds FCC and AT&T specifications for CSU and NI applications, as well
as ANSI T1E1, and CCITT requirements for ISDN PRI.
2.3.3
Line Code
The LXT310 transmits data as a 50% AMI line code as shown in
Figure 4
. Power consumption is
reduced by activating the AMI line driver only to transmit a mark. The output driver is disabled
during transmission of a space. Biasing of the transmit DC level is on-chip.
2.4
Jitter Attenuation
Jitter attenuation is provided by a Jitter Attenuation Loop (JAL) and an Elastic Store (ES). An
external crystal oscillating at 4 times the bit rate provides clock stabilization. Refer to
Table 6
for
crystal specifications. The ES is a 32 x 2-bit register. When JASEL = 1, the JAL is positioned in
the receive path. When JASEL = 0, the JAL is positioned in the transmit path.
Line Build-Out Control
dB
0 7.5 15 22.5
LBO1
0 1 0 1
LBO2
0 0 1 1
Figure 4. 50% AMI Coding
TTIP
Bit Cell
1
1
0
TRING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT315PE | PCM REPEATER|T-1(DS1)|CMOS|LDCC|44PIN|PLASTIC |
| LXT316JE | PCM Repeater |
| LXT3108BE | LINE INTERFACE|BGA|256PIN|PLASTIC |
| LXT3108HE | LINE INTERFACE|QFP|208PIN|PLASTIC |
| LXT310JE | PCM Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT315PE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM REPEATER|T-1(DS1)|CMOS|LDCC|44PIN|PLASTIC |
| LXT316 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Low Power E1 PCM Repeaters/Transceivers |
| LXT316JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Repeater |
| LXT316NE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Repeater |
| LXT316PE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Repeater |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。