參數(shù)資料
型號: LXT305A
廠商: Digital Data Communications GmbH
英文描述: Integrated T1/E1 Short-Haul Transceiver wtih Transmit JA
中文描述: 集成的T1/E1短途收發(fā)器傳輸JA
文件頁數(shù): 5/18頁
文件大?。?/td> 349K
代理商: LXT305A
eéê
)XQFWLRQDO 'HVFULSWLRQ
L1
)81&7,21$/ '(6&5,37,21
7KH /;7êíè$ LV D IXOO\ LQWHJUDWHG 3&0 WUDQVFHLYHU IRU
ERWK ìèéé 0ESV '6;eì DQG íé 0ESV (ì DSSOLFDe
WLRQV ,W DOORZV IXOOeGXSOH[ WUDQVPLVVLRQ RI GLJLWDO GDWD
RYHU H[LVWLQJ WZLVWHGeSDLU LQVWDOODWLRQV
7KH ILUVW SDJH RI WKLV GDWD VKHHW VKRZV D VLPSOLILHG EORFN
GLDJUDP RI WKH /;7êíè$
LQWHUIDFHV ZLWK WZR WZLVWHGeSDLU OLQHV RQH WZLVWHGeSDLU IRU
WUDQVPLW RQH WZLVWHGeSDLU IRU UHFHLYH WKURXJK VWDQGDUG
SXOVH WUDQVIRUPHUV DQG DSSURSULDWH UHVLVWRUV
7KH /;7êíè$ WUDQVFHLYHU
3RZHU 5HTXLUHPHQWV
7KH /;7êíè$ LV D ORZeSRZHU &026 GHYLFH ,W RSHUDWHV
IURP D VLQJOH òè 9 SRZHU VXSSO\ ZKLFK FDQ EH FRQQHFWHG
H[WHUQDOO\ WR ERWK WKH WUDQVPLWWHU DQG UHFHLYHU +RZHYHU
WKH WZR LQSXWV PXVW EH ZLWKLQ ‘ ê9 RI HDFK RWKHU DQG
GHFRXSOHG WR WKHLU UHVSHFWLYH JURXQGV VHSDUDWHO\ 5HIHU WR
$SSOLFDWLRQ ,QIRUPDWLRQ IRU W\SLFDO GHFRXSOLQJ FLUFXLWU\
,VRODWLRQ EHWZHHQ WKH WUDQVPLW DQG UHFHLYH FLUFXLWV LV SURe
YLGHG LQWHUQDOO\
7KH WUDQVPLWWHU SRZHUV GRZQ WR FRQVHUYH SRZHU ZKHQ WKH
UHTXLUHG FORFN LQSXW LV QRW VXSSOLHG 7KH /;7êíè$ HQWHUV
WKH SRZHU GRZQ PRGH GXULQJ QRUPDO RSHUDWLRQ DQG ORFDO
ORRSEDFN LI 7&/. LV QRW VXSSOLHG DQG GXULQJ 7$26 LI
0&/. LV QRW VXSSOLHG
5HVHW 2SHUDWLRQ
8SRQ SRZHU XS WKH WUDQVFHLYHU LV KHOG VWDWLF XQWLO WKH
SRZHU VXSSO\ UHDFKHV DSSUR[LPDWHO\ ê 9 8SRQ FURVVLQJ
WKLV WKUHVKROG WKH GHYLFH EHJLQV D ê PV UHVHW F\FOH WR FDOe
LEUDWH WKH WUDQVPLW DQG UHFHLYH GHOD\ OLQHV DQG ORFN WKH
3KDVH /RFN /RRS WR WKH UHFHLYH OLQH $ UHIHUHQFH FORFN LV
UHTXLUHG WR FDOLEUDWH WKH GHOD\ OLQHV 0&/. SURYLGHV WKH
UHFHLYHU UHIHUHQFH
7KH FU\VWDO RVFLOODWRU SURYLGHV WKH
WUDQVPLWWHU UHIHUHQFH ,I WKH FU\VWDO RVFLOODWRU LV JURXQGHG
0&/. LV XVHG DV WKH WUDQVPLWWHU UHIHUHQFH FORFN
7KH WUDQVFHLYHU FDQ DOVR EH UHVHW IURP WKH +RVW RU +DUGe
ZDUH 0RGH ,Q +RVW 0RGH UHVHW LV FRPPDQGHG E\ VLPXOe
WDQHRXVO\ ZULWLQJ 5/223 DQG //223 WR WKH UHJLVWHU ,Q
+DUGZDUH 0RGH UHVHW LV FRPPDQGHG E\ KROGLQJ 5/223
DQG //223 +LJK VLPXOWDQHRXVO\ IRU íí QV 5HVHW LV LQLe
WLDWHG RQ WKH IDOOLQJ HGJH RI WKH UHVHW UHTXHVW ,Q HLWKHU
PRGH UHVHW FOHDUV DQG VHWV DOO UHJLVWHUV WR í DQG WKHQ EHJLQV
FDOLEUDWLRQ
5HFHLYHU
The LXT305A receives the signal input from one twisted-
pair line on each side of a center-grounded transformer.
Positive pulses are received at RTIP and negative pulses
are received at RRING. Recovered data is output at RPOS
and RNEG, and the recovered clock is output at RCLK.
Refer to Test Specifications for LXT305A receiver timing.
The signal received at RPOS and RNEG is processed
through the peak detector and data slicers. The peak detec-
tor samples the inputs and determines the maximum value
of the received signal. A percentage of the peak value is
provided to the data slicers as a threshold level to ensure
optimum signal-to-noise ratio. For T1 applications (deter-
mined by Equalizer Control inputs EC1 - EC3
000 or
001) the threshold is set to 70% of the peak value. This
threshold is maintained above 65% for up to 15 successive
zeros over the range of specified operating conditions. For
E1 applications (EC inputs = 000 or 001) the threshold is
50%.
The receiver is capable of accurately recovering signals
with up to -13.6 dB of attenuation (from 2.4 V), corre-
sponding to a received signal level of approximately 500
mV. Maximum line length is 1500 feet of ABAM cable
(approximately 6 dB of attenuation). Regardless of re-
ceived signal level, the peak detectors are held above a
minimum level of .3 V to provide immunity from impul-
sive noise.
After processing through the data slicers, the received sig-
nal is routed to the data and clock recovery sections, and to
the receive monitor. The data and clock recovery circuits
are highly tolerant with an input jitter tolerance significant-
ly better than required by Pub 62411. Refer to Test Speci-
fications for additional information.
The receiver monitor loads a digital counter at the RCLK
frequency. The count is incremented each time a zero is
received, and reset to zero each time a one (mark) is
received. Upon receipt of 175 consecutive zeros the LOS
pin goes High, and a smooth transition replaces the RCLK
output with the MCLK. Received marks are output regard-
less of the LOS status, but the LOS pin will not reset until
the ones density reaches 12.5%. This level is based on
receipt of at least 4 ones in any 32-bit period with no more
than 15 consecutive zeros.
相關PDF資料
PDF描述
LXC6176 39513254
LXC8192 Integrated T1/E1 Short-Haul Transceiver wtih Transmit JA
LXT307 PCB TERM BLK 3.5MM 7 POLE STRAGT
LXT310 T1 CSU/ISDN PRI Transceiver
LXT312 Low Power T1 PCM Repeaters/Transceivers
相關代理商/技術參數(shù)
參數(shù)描述
LXT305AJE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
LXT305ANE 制造商:LEVEL ONE 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, DIP 制造商:LEVELONE 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, DIP
LXT305APE 制造商:Intel 功能描述:FRAMER E1/T1 5V 28-PIN PLCC 制造商:Intel 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, PLCC
LXT305JE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
LXT305NE 制造商:Level One 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, DIP