
eê
3LQ $VVLJQPHQWV ÷ 6LJQDO 'HVFULSWLRQV
L1
51(*
'2
5HFHLYH 1HJDWLYH 'DWDa 5HFHLYH 3RVLWLYH 'DWD
Received data outputs. A signal on
RNEG corresponds to receipt of a negative pulse on RTIP and RRING. A signal on
RPOS corresponds to receipt of a positive pulse on RTIP and RRING. RNEG and
RPOS outputs are Non-Return-to-Zero (NRZ). Both outputs are stable and valid on the
rising edge of RCLK.
LXT300Z only: In the Host Mode, CLKE determines the clock edge at which these out-
puts are stable and valid. In the Hardware Mode both outputs are stable and valid on
the rising edge of RCLK.
5326
'2
5&/.
'2
5HFRYHUHG &ORFN
This is the clock recovered from the signal received at RTIP and
RRING.
;7$/,1
$,
&U\VWDO ,QSXWa &U\VWDO 2XWSXW
/;7êíí=
An external crystal operating at four
times the bit rate (6.176 MHz for DSX-1, 8.192 MHz for E1 applications with an 18.7
pF load) is required to enable the jitter attenuation function of the LXT300Z. These
pins may also be used to disable the jitter attenuator by connecting the XTALIN pin to
the positive supply through a resistor, and floating the XTALOUT pin.
5HFHLYH 7HUPLQDWLRQ
/;7êíì=
&RQQHFW WR 59ò WKURXJK D ì N
UHVLVWRU
ìí
;7$/287
$2
57
$,
ìí
1&
¤
1R &RQQHFWLRQ
/;7êíì=
ìì
'30
'2
'ULYHU 3HUIRUPDQFH 0RQLWRU
DPM goes High when the transmit monitor loop
(MTIP and MRING) does not detect a signal for 63 ±2 clock periods. DPM remains
High until a signal is detected.
ì
/26
'2
/RVV RI 6LJQDO
LOS goes High when 175 consecutive spaces have been detected.
LOS returns Low when a mark is detected.
ìê
77,3
$2
7UDQVPLW 7LSa 7UDQVPLW 5LQJ
Differential Driver Outputs. These outputs are
designed to drive a 25
load. The transmitter will drive 100
shielded twisted-pair
cable through a 1:2 step-up transformer without additional components. To drive
75
coaxial cable, two 2.2
resistors are required in series with the transformer.
ì
75,1*
$2
ìé
7*1'
6
7UDQVPLW *URXQG
*URXQG UHWXUQ IRU WKH WUDQVPLW GULYHUV SRZHU VXSSO\ 79ò
ìè
79ò
6
7UDQVPLW 3RZHU 6XSSO\
òè 9'& SRZHU VXSSO\ LQSXW IRU WKH WUDQVPLW GULYHUV 79ò
PXVW QRW YDU\ IURP 59ò E\ PRUH WKDQ ‘íê 9
ì
07,3
$,
0RQLWRU 7LSa 0RQLWRU 5LQJ
7KHVH SLQV DUH XVHG WR PRQLWRU WKH WLS DQG ULQJ WUDQVPLW
RXWSXWV 7KH WUDQVFHLYHU FDQ EH FRQQHFWHG WR PRQLWRU LWV RZQ RXWSXW RU WKH RXWSXW RI
DQRWKHU /;7êíí= RU /;7êíì= RQ WKH ERDUG
5HFHLYH 7LSa 5HFHLYH 5LQJ
The AMI signal received from the line is applied at these
pins. A center-tapped, center-grounded, 2:1 step-up transformer is required on these
pins. Data and clock from the signal applied at these pins are recovered and output on
the RPOS/RNEG and RCLK pins.
ì
05,1*
$,
ì
57,3
$,
í
55,1*
$,
ì
59ò
6
5HFHLYH 3RZHU 6XSSO\
òè 9'& SRZHU VXSSO\ IRU DOO FLUFXLWV H[FHSW WKH WUDQVPLW GULYe
HUV 7UDQVPLW GULYHUV DUH VXSSOLHG E\ 79ò
5*1'
6
5HFHLYH *URXQG
*URXQG UHWXUQ IRU SRZHU VXSSO\ 59ò
7DEOH ì 3LQ 'HVFULSWLRQV
¤ FRQWLQXHG
3LQ ú
6\P
,2
ì
'HVFULSWLRQ
ì (QWULHV LQ ,2 FROXPQ DUH ', 'LJLWDO ,QSXWa '2 'LJLWDO 2XWSXWa $, $QDORJ ,QSXWa $2 $QDORJ 2XWSXWa 6 6XSSO\