
P
ROGRAMMABLE
M
ULTIPLE
O
UTPUT
DC:DC C
ONTROLLER
LX1668
P R O D U C T D A T A B O O K 1 9 9 6 / 1 9 9 7
Copyright 1999
Rev. 1.0 4/99
6
P
R O D U C T I O N
D
A T A
S
H E E T
1
TDRV
Gate drive to the top FET.
2
V
CC12
+12V supply for the gate drivers. If 12V is not available in the application, a bootstrap circuit is required
to create the biasing voltage for the FET gate drivers.
3
V
CC5
V
OUT2
V
CC3
L
DRV
L
FB
VID0
VID1
VID2
VID3
VID4
+5V supply for internal biasing and power to the IC.
4
Fixed 2.5V internal LDO regulator output.
5
Input for the 2.5V internal LDO regulator — Recommended to be connected to 5V.
6
Adjustable LDO driver output. Connect to gate of MOSFET.
7
Voltage feedback pin of the adjustable LDO regulator (1.5V).
8
9
10
11
12
Input pins to the DAC. The output of the DAC sets the nominal voltage of the PWM output (see Table 1).
These inputs are TTL-compatible.
13
OVP
Over-voltage protection: this pin is pulled to above 2V when the switcher output is above 17% of its set
voltage. This pin is capable of sourcing 40mA current, and can be used to drive an SCR crowbar or as a
signal to turn off the main power supply.
14
PWRGD
Open collector output, pulled down when the core voltage is not within ±10% of the DAC output or the
fixed 2.5V LDO output is below 2.0V.
15
V
CORE
Output (CPU core) voltage, connected to the output of the regulator (after the sense resistor). This pin is
also connected to the power good and the over current comparators in the IC.
16
V
FB
Dual function pin for feedback and current sensing. The peak voltage of this is set 40mV above the
nominal set-point (VID) voltage. When the voltage difference between this pin and V
(pin 15) exceeds
60mV, the over current comparator will be tripped. The over current tripping level can be set as
I = 60mV/R
SENSE
where R
SENSE
is the sensing resistance (see Application Note section).
Soft-startup and hiccup capacitor pin. During startup, the voltage of this pin controls the core voltage. An
internal 20k
resistor and the external capacitor set the time constant for the soft-startup. Soft-start does
not begin until the supply voltage exceeds the UVLO threshold. When over-current occurs, this capacitor is
used for timing the hiccup. See Application Information for more detail. The PWM output can be disabled
by pulling the SS/ENABLE pin below 0.5V.
17
SS/ENABLE
18
AGND
Analog ground.
19
BDRV
Bottom FET drive.
20
PGND
Power ground. Ground return for FET drivers.
Pin
Pin
Number
Designator
Description
F U N C T I O N A L P I N D E S C R I P T I O N