- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358962 > LV74 (NXP Semiconductors N.V.) Dual D-type flip-flop with set and reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號： | LV74 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Dual D-type flip-flop with set and reset; positive-edge trigger |
| 中文描述： | 帶設(shè)置和復(fù)位功能的雙D觸發(fā)器；上升沿觸發(fā) |
| 文件頁數(shù)： | 8/16頁 |
| 文件大?。?/td> | 66K |
| 代理商： | LV74 |
HD74LV74A
8
Switching Characteristics (cont)
V
CC
= 3.3
±
0.3 V
Ta = 25
°
C
Ta = –40 to 85
°
C
Item
Symbol
Min
Typ
Max
Min
Max
Unit
Test Conditions
FROM
(Input)
TO
(Output)
Maximum
clock
frequency
t
max
80
140
—
70
—
MHz
C
L
= 15 pF
50
90
—
45
—
C
L
= 50 pF
Propagation
delay time
t
PLH
t
PHL
—
6.9
12.3
1.0
14.5
ns
C
L
= 15 pF
PRE
/
CLR
Q or
Q
—
7.9
11.9
1.0
14.0
CLK
—
9.2
15.8
1.0
18.0
C
L
= 50 pF
PRE
/
CLR
Q or
Q
—
10.2
15.4
1.0
17.5
CLK
Setup time
t
su
6.0
—
—
7.0
—
ns
Data
5.0
—
—
5.0
—
PRE
or
CLR
inactive
Hold time
t
h
0.5
—
—
0.5
—
ns
Pulse width
t
w
6.0
—
—
7.0
—
ns
PRE
or
CLR
“L”
6.0
—
—
7.0
—
CLK “H” or “L”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LV74 | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| LV86 | Quad. 2-input Exclusive-OR Gates |
| LV86 | Quad 2-input EXCLUSIVE-OR gate |
| LV86 | QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
| LV86 | 3V Enhanced CMOS Quad Differential Line Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LV74A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| LV761102C | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Built-in CTV Microcontroller Video and Sound Processing ICs |
| LV761102F | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Built-in CTV Microcontroller Video and Sound Processing ICs |
| LV761112C | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Built-in CTV Microcontroller Video and Sound Processing ICs |
| LV761112C5AN4-MPB-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。