- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2007 > LTC6994CDCB-2#TRPBF (Linear Technology)IC DELAY LINE 6-DFN PDF資料下載
參數(shù)資料
| 型號： | LTC6994CDCB-2#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 21/26頁 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 6-DFN |
| 產(chǎn)品培訓(xùn)模塊： | TimerBlox Family Timing Devices |
| 產(chǎn)品目錄繪圖： | LTC699_DFN |
| 特色產(chǎn)品： | TimerBlox? |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | TimerBlox® |
| 功能： | 可編程 |
| 可用的總延遲： | 1µs ~ 33.6s |
| 獨立延遲數(shù)： | 1 |
| 電源電壓： | 2.25 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 6-DFN-EP（2x3） |
| 包裝： | 帶卷 (TR) |
| 配用： | DC1562A-E-ND - BOARD EVAL LTC6992-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁
LTC6994-1/LTC6994-2
4
699412fb
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC6994C is guaranteed functional over the operating
temperature range of –40°C to 85°C.
Note 3: The LTC6994C is guaranteed to meet specified performance from
0°C to 70°C. The LTC6994C is designed, characterized and expected to
meet specified performance from –40°C to 85°C but it is not tested or
QA sampled at these temperatures. The LTC6994I is guaranteed to meet
specified performance from –40°C to 85°C. The LTC6994H is guaranteed
to meet specified performance from –40°C to 125°C. The LTC6994MP is
guaranteed to meet specified performance from –55°C to 125°C.
Note 4: Delay accuracy is defined as the deviation from the tDELAY
equation, assuming RSET is used to program the delay.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Digital I/O
IN Pin Input Capacitance
2.5
pF
IN Pin Input Current
IN = 0V to V+
±10
nA
VIH
High Level IN Pin Input Voltage
(Note 6)
l
0.7 V+
V
VIL
Low Level IN Pin Input Voltage
(Note 6)
l
0.3 V+
V
IOUT(MAX)
Output Current
V+ = 2.7V to 5.5V
±20
mA
VOH
High Level Output Voltage (Note 7)
V+ = 5.5V
IOUT = –1mA
IOUT = –16mA
l
5.45
4.84
5.48
5.15
V
V+ = 3.3V
IOUT = –1mA
IOUT = –10mA
l
3.24
2.75
3.27
2.99
V
V+ = 2.25V
IOUT = –1mA
IOUT = –8mA
l
2.17
1.58
2.21
1.88
V
VOL
Low Level Output Voltage (Note 7)
V+ = 5.5V
IOUT = 1mA
IOUT = 16mA
l
0.02
0.26
0.04
0.54
V
V+ = 3.3V
IOUT = 1mA
IOUT = 10mA
l
0.03
0.22
0.05
0.46
V
V+
IOUT = 1mA
IOUT = 8mA
l
0.03
0.26
0.07
0.54
V
tPD
Propagation Delay
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
10
14
24
ns
tWIDTH
Minimum Recognized Input Pulse Width
V+ = 3.3V
5
ns
tr
Output Rise Time (Note 8)
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
1.1
1.7
2.7
ns
tf
Output Fall Time (Note 8)
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
1.0
1.6
2.4
ns
elecTrical characTerisTics The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. Test conditions are V+ = 2.25V to 5.5V, IN = 0V, DIVCODE = 0 to 15
(NDIV = 1 to 221), RSET = 50k to 800k, RLOAD = ∞, CLOAD = 5pF unless otherwise noted.
Note 5: See Operation section, Table 1 and Figure 2 for a full explanation
of how the DIV pin voltage selects the value of DIVCODE.
Note 6: The IN pin has hysteresis to accommodate slow rising or falling
signals. The threshold voltages are proportional to V+. Typical values can
be estimated at any supply voltage using:
VIN(RISING) ≈ 0.55 V+ + 185mV and VIN(FALLING) ≈ 0.48 V+ – 155mV
Note 7: To conform to the Logic IC Standard, current out of a pin is
arbitrarily given a negative value.
Note 8: Output rise and fall times are measured between the 10% and the
90% power supply levels with 5pF output load. These specifications are
based on characterization.
Note 9: Settling time is the amount of time required for the output to settle
within ±1% of the final delay after a 0.5
× or 2× change in ISET.
Note 10: Jitter is the ratio of the deviation of the programmed delay to the
mean of the delay. This specification is based on characterization and is
not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC7541ABN#PBF | IC CMOS D/A CONV 12BIT 18-DIP |
| LTC7545ACG#TRPBF | IC D/ACONV MULTIPLY 12BIT 20SSOP |
| LTC8043EN8 | IC D/A CONV 12BIT SERIAL 8-DIP |
| LTC8143ESW#TRPBF | IC D/A CONV 12BIT SERIAL 16-SOIC |
| LTM9011CY-14#PBF | IC ADC 14BIT UMODULE 140BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6994CS6-1#PBF | 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape Delay with Rising or Falling Edge Trigger |
| LTC6994CS6-1#TRMPBF | 功能描述:IC DELAY LINE TSOT-23-6 RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| LTC6994CS6-1#TRPBF | 功能描述:IC DELAY LINE TSOT-23-6 RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| LTC6994CS6-1TRMPBF | 制造商:Linear Technology 功能描述:Delay Block/Debouncer 1us-33.6s TSOT23-6 |
| LTC6994CS6-2#PBF | 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER 5.5V T 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER, 5.5V, TSOT-23-6; Operating Mode:Monostable; Supply Voltage Min:2.25V; Supply Voltage Max:5.5V; Digital IC Case Style:TSOT-23; No. of Pins:6; Clock External Input:Yes; Operating Temperature Min:0C ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。