參數(shù)資料
型號： LTC6992CDCB-4#TRMPBF
廠商： Linear Technology
文件頁數(shù)： 15/34頁
文件大?。?/td> 0K
描述： IC OSC SILICON 1MHZ 6-DFN
產(chǎn)品培訓(xùn)模塊： TimerBlox Family Timing Devices
產(chǎn)品目錄繪圖： LTC699_DFN
特色產(chǎn)品： LTC?6992 TimerBlox?
TimerBlox?
標(biāo)準(zhǔn)包裝： 1
系列： TimerBlox®
類型： 振蕩器 - 硅
頻率： 3.81Hz ~ 1MHz
電源電壓： 2.25 V ~ 5.5 V
電流 - 電源： 365µA
工作溫度： 0°C ~ 70°C
封裝/外殼： 6-WFDFN 裸露焊盤
包裝： 標(biāo)準(zhǔn)包裝
供應(yīng)商設(shè)備封裝： 6-DFN-EP（2x3）
安裝類型： 表面貼裝
配用： DC1562A-C-ND - BOARD EVAL LTC6992-1
其它名稱： LTC6992CDCB-4#TRMPBFDKR
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
22
69921234fc
Power Supply Current
The power supply current varies with frequency, supply
voltage and output loading. It can be estimated under any
condition using the following equation:
If NDIV = 1 (DIVCODE = 0 or 15):
IS(TYP) ≈ V+ fOUT 39pF +CLOAD
(
)
+
V+
320k
+
V+ Duty Cycle
RLOAD
+ 2.2 ISET + 85A
If NDIV > 1 (DIVCODE = 1 or 14):
IS(TYP) ≈ V+ NDIV fOUT 27pF
+ V+ fOUT 28pF + CLOAD
(
)
+
V+
320k
+
V+ Duty Cycle
RLOAD
+ 2.6 ISET + 90A
SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES
The LTC6992 is a 2.4% accurate silicon oscillator when
used in the appropriate manner. The part is simple to use
and by following a few rules, the expected performance
is easily achieved. Adequate supply bypassing and proper
PCB layout are important to ensure this.
Figure14showsexamplePCBlayoutsforboththeTSOT-23
and DFN packages using 0603 sized passive components.
The layouts assume a two layer board with a ground plane
layer beneath and around the LTC6992. These layouts are
a guide and need not be followed exactly.
applicaTions inForMaTion
1. Connect the bypass capacitor, C1, directly to the V+ and
GND pins using a low inductance path. The connection
from C1 to the V+ pin is easily done directly on the top
layer. For the DFN package, C1’s connection to GND is
also simply done on the top layer. For the TSOT-23, OUT
can be routed through the C1 pads to allow a good C1
GND connection. If the PCB design rules do not allow
that,C1’sGNDconnectioncanbeaccomplishedthrough
multiple vias to the ground plane. Multiple vias for both
the GND pin connection to the ground plane and the
C1 connection to the ground plane are recommended
to minimize the inductance. Capacitor C1 should be a
0.1μF ceramic capacitor.
2. Place all passive components on the top side of the
board. This minimizes trace inductance.
3. Place RSET as close as possible to the SET pin and
make a direct, short connection. The SET pin is a
current summing node and currents injected into this
pin directly modulate the operating frequency. Having
a short connection minimizes the exposure to signal
pickup.
4. Connect RSET directly to the GND pin. Using a long path
or vias to the ground plane will not have a significant
affect on accuracy, but a direct, short connection is
recommended and easy to apply.
5. Use a ground trace to shield the SET pin. This provides
another layer of protection from radiated signals.
6. Place R1 and R2 close to the DIV pin. A direct, short
connection to the DIV pin minimizes the external signal
coupling.
相關(guān)PDF資料
PDF描述
VE-2TF-MY-S CONVERTER MOD DC/DC 72V 50W
VI-B1D-IU-S CONVERTER MOD DC/DC 85V 200W
VE-2T3-MY-S CONVERTER MOD DC/DC 24V 50W
VI-B1B-IU-S CONVERTER MOD DC/DC 95V 200W
VE-25Z-MY-S CONVERTER MOD DC/DC 2V 20W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6992CDCB6-1-PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-1-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-2-PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-2-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-3-PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*