參數(shù)資料
型號: LTC6990IS6#TRPBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: XO, clock
英文描述: VCO, 0.000488 MHz - 2 MHz
封裝: LEAD FREE, PLASTIC, TSOT-23, 6 PIN
文件頁數(shù): 4/28頁
文件大?。?/td> 310K
代理商: LTC6990IS6#TRPBF
LTC6990
12
6990f
OPERATION
On start-up, the DIV pin A/D converter must determine the
correct DIVCODE before the output is enabled. If VDIV is
not stable, it will increase the start-up time as the converter
waits for a stable result. Therefore, capacitance on the DIV
pin should be minimized so it will settle quickly. Less than
100pF will not affect performance.
Output Enable
The OE pin controls the state of the LTC6990’s output as
seen on the OUT pin. Pulling the OE pin high enables the
oscillator output. Pulling it low disables the output. When
the output is disabled, it is either held low or placed in
a high impedance state as dictated by the Hi-Z bit value
(determined by the DIVCODE as described earlier). Table 2
summarizes the output control states.
Table 2. Output States
OE Pin
Hi-Z
OUT
1
X
Enabled, Output is Active
0
1
Disabled, Output is Hi-Z
0
Disabled, Output is Held Low
Figure 3 illustrates the timing for the OE function when
Hi-Z = 0. When OE is low, the output is disabled and OUT
is held low. Bringing OE high enables the output after a
delay, tENABLE, which synchronizes the enable to eliminate
sliver pulses and guarantee the correct width for the rst
pulse. If NDIV = 1 or 2 this delay will be no longer than
the output period, tOUT. If NDIV > 2 the delay is limited to
twice the internal master oscillator period (or 2 tMASTER).
Forcing OE low will bring OUT low after a propagation
delay, tPD. If the output is high when OE falls, the output
pulse will be truncated.
As shown in Figure 4, setting Hi-Z = 1 places the output in
a high-impedance state when OE = 0. This feature allows
for “wired-OR” connections of multiple devices. Driving OE
high enables the output. The output will usually be forced
low during this time, although it is possible for OUT to
transition directly from high-impedance to a high output,
depending on the timing of the OE transition relative to
the internal oscillator. Once high, the rst output pulse
will have the correct width (unless truncated by bringing
OE low again).
Figure 3. OE Timing Diagram (Hi-Z = 0)
6990 F03
OE
OUT
tPD
tENABLE
tOUT
Figure 4. OE Timing Diagram (Hi-Z = 1)
6990 F04
OE
OUT
tPD
tENABLE
tOUT
Hi-Z
相關(guān)PDF資料
PDF描述
LTP-537HR
LTS-313AG
LTS-313AY
LTS-360G
LTS-4910AHR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6990MPS6#PBF 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape VCO with Confirgurable Gain and Voltage Range, MP
LTC6990MPS6#TRMPBF 功能描述:IC VCO CONFIG GAIN/VOLT TSOT23-6 RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:45 系列:- 類型:溫度 - 補償晶體振蕩器(TCXO) 計數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝
LTC6990MPS6#TRPBF 功能描述:IC VCO CONFIG GAIN/VOLT TSOT23-6 RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:45 系列:- 類型:溫度 - 補償晶體振蕩器(TCXO) 計數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝
LTC6991 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox: Resettable, Low Frequency Oscillator
LTC6991CDCB#TRMPBF 功能描述:IC OSC SILICON 977HZ 6-DFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:TimerBlox® 標準包裝:3,000 系列:- 類型:振蕩器 - 晶體 計數(shù):- 頻率:- 電源電壓:2.3 V ~ 5.5 V 電流 - 電源:1.07mA 工作溫度:-30°C ~ 80°C 封裝/外殼:SOT-665 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:SS迷你型-5D 安裝類型:表面貼裝 其它名稱:AN8955SSMTXLTR