- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3295 > LTC6912CDE-1#PBF (Linear Technology)IC PGA DIGITAL R-R DUAL 12-DFN PDF資料下載
參數(shù)資料
| 型號： | LTC6912CDE-1#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PGA DIGITAL R-R DUAL 12-DFN |
| 標準包裝： | 91 |
| 放大器類型： | 可編程增益 |
| 電路數(shù)： | 2 |
| 輸出類型： | 滿擺幅 |
| 轉換速率： | 26 V/µs |
| 增益帶寬積： | 33MHz |
| 電壓 - 輸入偏移： | 125µV |
| 電流 - 電源： | 2.25mA |
| 電流 - 輸出 / 通道： | 35mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 10.5 V，±2.7 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 12-WFDFN 裸露焊盤 |
| 供應商設備封裝： | 12-DFN-EP（4x3） |
| 包裝： | 管件 |
LTC6912
18
6912fa
SHDN (GN-16 ONLY): CMOS Compatible Logic Hardware
Shutdown Input. The LTC6912-X has two shutdown modes.
One is a software shutdown state which can be software
programmed into either Channel A, Channel B, or both.
The software shutdown, when programmed to a particular
channel (state = 8), will disable that channel’s amplifier
and tri-state open its analog input and analog output. The
serial interface, however is still active. A hardware shut-
down occurs when the SHDN pin is pulled to the positive
rail. In this condition, both amplifiers and serial interface
are disabled. The SHDN pin is allowed to swing from V– to
10.5V above V–, regardless of V+ so long as the logic levels
meet the minimum requirements specified in the Electrical
Characteristics table. The SHDN pin is a high impedance
CMOS logic input, but has a small pull-down current
source (<10
A) which will force SHDN low if the logic
input is externally floated. On initial power up (with SHDN
open), or coming out of the hardware shutdown mode
(pulling SHDN to V–), both amplifiers are reset into the
power-on reset state (software shutdown mode, state = 8)
for both channels.
CS/LD: TTL/CMOS Compatible Logic Input. When this pin
is asserted low, the CLK pin is enabled, and the 8-bit shift
register serially shifts the shift register contents and
whatever data is present on the DIN pin into the shift
register on the rising edge of CLK. On the rising edge of
CS/LD, the contents of the shift register data are loaded
into the eight bit latch which configures the gain state of
both channel A and channel B amplifiers. A logic high on
CS/LD inhibits the CLK signal internally to the IC.
DIN: TTL/CMOS Compatible Logic Serial Data Input. The
serial interface is synchronously loaded MSB first via DIN
on the rising edge of CLK with CS/LD asserted low.
CLK: TTL/CMOS Compatible Logic Input. With CS/LD
asserted low, the clock synchronizes the loading of the
serial shift register on its rising and falling edges. Data is
shifted in at DIN on the rising edge of CLK and is shifted out
on DOUT on the falling edge of CLK.
DOUT: TTL/CMOS Compatible Logic Output. The MSB of
the shift register contents is shifted out at DOUT on the
falling edge of CLK. The output at DOUT swings between V+
and DGND, and is rated to drive approximately 15pF.
DGND: Digital Ground: The DGND pin defines the potential
from which LOGIC levels VIH and VIL for the 3-wire serial
digital interface are referenced. The recommended con-
nection of DGND depends on how power is applied to the
LTC6912 (See Figures 2, 3, and 4). (CAVEAT: Under no
conditions is DGND to exceed either supply pins V+ and
V–, which could result in damage to the IC if not current
limited.)
Single power supply applications typically use V– for the
system signal ground. The preferred connection for DGND
is therefore V– (See Figure 2).
Dual supply applications with symmetrical supplies (such
as
±5V) have a natural system ground potential of zero
volts, in which the DGND pin can be tied to, making the
zero volt ground plane the logic reference (Figure 3).
Finally, if dual asymmetrical power supplies are used, the
system ground is still the natural ground plane voltage.
V–, V+: Power Supply Pins. The V+ and V– pins should be
bypassed with 0.1
F capacitors to an adequate analog
ground plane using the shortest possible wiring. Electri-
cally clean supplies and a low impedance ground are
important for the high dynamic range available from the
LTC6912 (see further details under the AGND pin descrip-
tion). Low noise linear power supplies are recommended.
Switching power supplies require special care to prevent
switching noise coupling into the signal path, reducing
dynamic range.
UU
U
PI FU CTIO S
Figure 4. Asymmetrical Dual Supply Ground Plane Connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
LTC6912-X
SERIAL
INTERFACE
0.1
F
0.1
F
V+
V–
DIGITAL GROUND PLANE
ANALOG GROUND PLANE
≥0.1F
V+ + V–
2
REFERENCE
6912 F04
SINGLE-POINT
SYSTEM GND
相關PDF資料 |
PDF描述 |
|---|---|
| AS168X-CB2G450 | CIRCUIT BRKR THERMAL 45.0A 2POLE |
| ISL28486FAZ-T7 | IC OPAMP QUAD RRIO MCPWR 16-QSOP |
| AS168X-CB2H160 | CIRCUIT BRKR THERMAL 16.0A 2POLE |
| 1-100400-6 | CONN FMALE-ON-BRD 16POS .050 R/A |
| MCP6L71T-E/MS | IC OPAMP 2.0MHZ 2.0V 8-MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6912CDE-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Programmable Gain Amplifiers with Serial Digital Interface |
| LTC6912CDE-2#PBF | 功能描述:IC PGA DIGITAL R-R DUAL 12-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 轉換速率:3 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:1pA 電壓 - 輸入偏移:70µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V，±1.35 V ~ 2.75 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-6 包裝:Digi-Reel® 其它名稱:MAX4475AUT#TG16DKR |
| LTC6912CDE-2#TRPBF | 功能描述:IC PGA DIGITAL R-R DUAL 12-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 轉換速率:3 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:1pA 電壓 - 輸入偏移:70µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V，±1.35 V ~ 2.75 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-6 包裝:Digi-Reel® 其它名稱:MAX4475AUT#TG16DKR |
| LTC6912CGN-1 | 制造商:Linear Technology 功能描述:SP Amp Variable Gain Amp Dual R-R I/O ±5.25V/10.5V 16-Pin SSOP N |
| LTC6912CGN-1#PBF | 功能描述:IC PGA DIGITAL R-R DUAL 16SSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:LinCMOS™ 放大器類型:通用 電路數(shù):4 輸出類型:- 轉換速率:0.05 V/µs 增益帶寬積:110kHz -3db帶寬:- 電流 - 輸入偏壓:0.7pA 電壓 - 輸入偏移:210µV 電流 - 電源:57µA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):3 V ~ 16 V，±1.5 V ~ 8 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:管件 產品目錄頁面:865 (CN2011-ZH PDF) 其它名稱:296-1834296-1834-5 |
發(fā)布緊急采購，3分鐘左右您將得到回復。