- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377781 > LTC6242 (Linear Technology Corporation) Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC6242 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| 中文描述： | 雙/四路18MHz的，低噪聲，軌到軌CMOS運(yùn)算放大器 |
| 文件頁數(shù)： | 17/24頁 |
| 文件大?。?/td> | 490K |
| 代理商： | LTC6242 |
LTC6241/LTC6242
17
62412f
of ±2% with 1% resistors. The upper –3dB frequency of
the amplifier is set by resistor R3 and capacitor C1 and
is limited by the bandwidth of the PGA when operated at
a gain of 64. Capacitor C2 is equal to C1 and is added to
maintain good common mode rejection at high frequency.
The lower –3dB frequency is set by the integrator resistor
R7, capacitor C3, and the gain setting of the LTC6910-2
PGA. This lower –3dB zero frequency is multiplied by the
PGA gain. The rail-to-rail output of the LTC6910-2 PGA
allows for a maximum output peak-to-peak voltage equal
to twice the V
REF
voltage. At the maximum gain setting of
64, the maximum peak-to-peak difference between inputs
V1 and V2 is equal to twice V
REF
divided by 64.
Example Design:
Design a programmable gain AC differ-
ence amplifier, with a bandwidth 10Hz to 100kHz, an input
impedance equal or greater than 100k
Ω
, and an output
DC reference equal to 1V.
a. Select input resistors R1, R2, R3 and R4 equal to
100k.
b. If the upper –3dB frequency is 100kHz then C1 = 1/(2π
R2 f3dB) = 1/(6.28 100k
Ω
100kHz) = 15pF (to
the nearest 5% value) and C2 = C1 = 15pF.
c. Select R7 equal to one 1M and set the lower –3dB
frequency to 10Hz at the highest PGA gain of 64, then
C3 = Gain/(2π R7 f3dB) = 64/(6.28 100k
Ω
10Hz)
= 1uF. Lower gains settings will give a lower f3dB.
d. Calculate the value of R5 to set the LT6650 reference
equal to 1V;
V
REF
= 0.4(R5/R6 + 1), so R5 = R6(2.5V
REF
– 1). For
R6 = 20k
Ω
, R5 = 30k
Ω
With V
REF
= 1V the maximum input difference voltage
is equal to 2V/64 = 31.2mV.
APPLICATIU
W
U
U
40nVpp Noise, 0.05μV/°C Drift, Chopped FET
Amplifier
Figure 7’s circuit combines the 5V rail-to-rail performance
of the LTC6241 with a pair of extremely low noise JFETs
configured in a chopper based carrier modulation scheme
to achieve an extraordinarily low noise and low DC drift.
The performance of this circuit is suited for the demand-
ing transducer signal conditioning situations such as high
resolution scales and magnetic search coils.
The LTC1799’s output is divided down to form a 2-phase
925Hz square wave clock. This frequency, harmonically
unrelated to 60Hz, provides excellent immunity to harmonic
beating or mixing effects which could cause instabilities.
S1 and S2 receive complementary drive, causing A1 to
see a chopped version of the input voltage. A1’s square
wave output is synchronously demodulated by S3 and
S4. Because these switches are synchronously driven
with the input chopper, proper amplitude and polarity
information is presented to A2, the DC output amplifier.
This stage integrates the square wave into a DC voltage,
providing the output. The output is divided down (R2 and
R1) and fed back to the input chopper where it serves as
a zero signal reference. Gain, in this case 1000, is set by
the R1-R2 ratio. Because A1 is AC coupled, its DC offset
and drift do not affect the overall circuit offset, resulting
in the extremely low offset and drift noted. The JFETs
have an input RC damper that minimizes offset voltage
contribution due to parasitic switch behavior, resulting in
the 1μV offset specification.
The noise measured over a 50 second interval, in Figure 8,
is 40nV in a 0.1Hz to 10Hz bandwidth.This low noise is at-
tributed to the input JFET’s die size and current density.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC6242CGN | Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| LTC2052 | Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 |
| LTC2055 | Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| LTC6242HVIDHC | Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| LTC6242HVIGN | Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6242CDHC | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| LTC6242CDHC#PBF | 功能描述:IC OP AMP QUAD R-R 16-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:2pA 電壓 - 輸入偏移:1000µV 電流 - 電源:85µA 電流 - 輸出 / 通道:20mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOICN 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:680 (CN2011-ZH PDF) 其它名稱:MCP6L04T-E/SLCT |
| LTC6242CDHC#TRPBF | 功能描述:IC OP AMP QUAD R-R 16-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 轉(zhuǎn)換速率:3 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:1pA 電壓 - 輸入偏移:70µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V，±1.35 V ~ 2.75 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-6 包裝:Digi-Reel® 其它名稱:MAX4475AUT#TG16DKR |
| LTC6242CGN | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| LTC6242CGN#PBF | 功能描述:IC OP AMP QUAD R-R 16-SSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:2pA 電壓 - 輸入偏移:1000µV 電流 - 電源:85µA 電流 - 輸出 / 通道:20mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOICN 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:680 (CN2011-ZH PDF) 其它名稱:MCP6L04T-E/SLCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。