參數(shù)資料
型號(hào): LTC4300A-1CMS8
廠商: LINEAR TECHNOLOGY CORP
元件分類: 電源管理
英文描述: Hot Swappable 2-Wire Bus Buffers
中文描述: 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
封裝: PLASTIC, MSOP-8
文件頁(yè)數(shù): 8/16頁(yè)
文件大?。?/td> 291K
代理商: LTC4300A-1CMS8
LTC4300A-1/LTC4300A-2
8
sn4300a12 4300a12fs
OPERATIOU
Another key feature of the connection circuitry is that it
provides bidirectional buffering, keeping the backplane
and card capacitances isolated. Because of this isolation,
the waveforms on the backplane busses look slightly
different than the corresponding card bus waveforms, as
described here.
Input to Output Offset Voltage
When a logic low voltage, V
LOW1
, is driven on any of the
LTC4300A’s data or clock pins, the LTC4300A regulates
the voltage on the other side of the chip (call it V
LOW2
) to
a slightly higher voltage, as directed by the following
equation:
V
LOW2
= V
LOW1
+ 75mV + (V
CC
/R) 100
where R is the bus pull-up resistance in ohms. For ex-
ample, if a device is forcing SDAOUT to 10mV where
V
CC
= 3.3V and the pull-up resistor R on SDAIN is 10k, then
the voltage on SDAIN = 10mV + 75mV + (3.3/10000) 100
= 118mV. See the Typical Performance Characteristics
section for curves showing the offset voltage as a function
of V
CC
and R.
Propagation Delays
During a rising edge, the rise-time on each side is deter-
mined by the combined pull-up current of the LTC4300A
boost current and the bus resistor and the equivalent
capacitance on the line. If the pull-up currents are the
same, a difference in rise-time occurs which is directly
proportional to the difference in capacitance between the
two sides. This effect is displayed in Figure 1 for V
CC
= 3.3V
and a 10k pull-up resistor on each side (50pF on one side
and 150pF on the other). Since the output side has less
capacitance than the input, it rises faster and the effective
t
PLH
is negative.
There is a finite propagation delay, t
PHL
, through the
connection circuitry for falling waveforms. Figure 2 shows
the falling edge waveforms for the same V
CC
, pull-up
resistors and equivalent capacitance conditions as used in
Figure 1. An external NMOS device pulls down the voltage
on the side with 150pF capacitance; the LTC4300A pulls
down the voltage on the opposite side, with a delay of
55ns. This delay is always positive and is a function of
Start-Up
When the LTC4300A first receives power on its V
CC
pin,
either during power-up or during live insertion, it starts in
an undervoltage lockout (UVLO) state, ignoring any activ-
ity on the SDA and SCL pins until V
CC
rises above 2.5V. For
the LTC4300A-2, the part also waits for V
CC2
to rise above
2V. This ensures that the part does not try to function until
it has enough voltage to do so.
During this time, the 1V precharge circuitry is also active
and forces 1V through 100k nominal resistors to the SDA
and SCL pins. Because the I/O card is being plugged into
a live backplane, the voltage on the backplane SDA and SCL
busses may be anywhere between 0V and V
CC
. Precharging
the SCL and SDA pins to 1V minimizes the worst-case
voltage differential these pins will see at the moment of con-
nection, therefore minimizing the amount of disturbance
caused by the I/O card.
Once the LTC4300A comes out of UVLO, it assumes that
SDAIN and SCLIN have been inserted into a live system
and that SDAOUT and SCLOUT are being powered up at
the same time as itself. Therefore, it looks for either a stop
bit or bus idle condition on the backplane side to indicate
the completion of a data transaction. When either one
occurs, the part also verifies that both the SDAOUT and
SCLOUT voltages are high. When all of these conditions
are met, the input-to-output connection circuitry is acti-
vated, joining the SDA and SCL busses on the I/O card with
those on the backplane, and the rise time accelerators are
enabled.
Connection Circuitry
Once the connection circuitry is activated, the functional-
ity of the SDAIN and SDAOUT pins is identical. A low forced
on either pin at any time results in both pin voltages being
low. For proper operation, logic low input voltages should
be no higher than 0.4V with respect to the ground pin voltage
of the LTC4300A. SDAIN and SDAOUT enter a logic high
state only when all devices on both SDAIN and SDAOUT
release high. The same is true for SCLIN and SCLOUT. This
important feature ensures that clock stretching, clock syn-
chronization, arbitration and the acknowledge protocol al-
ways work, regardless of how the devices in the system are
tied to the LTC4300A.
相關(guān)PDF資料
PDF描述
LTC4300A-1IMS8 Hot Swappable 2-Wire Bus Buffers
LTC4300A-2 14/PG/CL/N FLNG
LTC4300A-2CMS8 Hot Swappable 2-Wire Bus Buffers
LTC4300A-2IMS8 Hot Swappable 2-Wire Bus Buffers
LTC4300A-3 Level Shifting Hot Swappable 2-Wire Bus Buffer with Enable
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4300A-1CMS8#PBF 功能描述:IC BUFFER BUS 2WR HOTSWAP 8-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng),AdvancedTCA ? 系統(tǒng),高可用性 內(nèi)部開(kāi)關(guān):無(wú) 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件
LTC4300A-1CMS8#PBF 制造商:Linear Technology 功能描述:Bus Buffer IC
LTC4300A1CMS8#TR 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 5.5V 8-Pin MSOP T/R
LTC4300A-1CMS8#TR 功能描述:IC BUFFER BUS 2WR HOTSWAP 8-MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng),AdvancedTCA ? 系統(tǒng),高可用性 內(nèi)部開(kāi)關(guān):無(wú) 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件
LTC4300A-1CMS8#TRPBF 功能描述:IC BUFFER BUS 2WR HOTSWAP 8-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng),AdvancedTCA ? 系統(tǒng),高可用性 內(nèi)部開(kāi)關(guān):無(wú) 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件