
LTC4266
0
4266fa
ApplicAtions inForMAtion
powerstatusregistertoindicatethatitranthesecond
classificationcycle.ThesecondcyclealertsthePDthat
itisconnectedtoaType2PSEwhichcansupplyType2
powerlevels.
2-eventping-pongclassificationisenabledbysettingabit
intheport’shighpowermoderegister.Notethataping-
pongenabledportonlyrunsthesecondclassificationcycle
whenitdetectsaClass4device;ifthefirstcyclereturns
Class0to3,theportassumesitisconnectedtoaType1
PDanddoesnotrunthesecondclassificationcycle.
InvalidType2ClassCombinations
The802.3atspecdefinesaType2PDclasssignatureas
twoconsecutiveClass4results;aClass4followedby
aClass0-3isnotavalidsignature.Inautomode,the
LTC4266willpoweradetectedPDregardlessoftheclas-
sificationresults,withoneexception:ifthePDpresents
aninvalidType2signature(Class4followedbyClass0
to3),theLTC4266willnotprovidepowerandwillrestart
thedetectionprocess.Toaidindiagnosis,theportstatus
registerwillalwaysreporttheresultsofthelastclasspulse,
soaninvalidClass4–Class2combinationwouldreport
asecondclasspulsewasrunintheHighPowerStatus
register(whichimpliesthatthefirstcyclefoundClass4),
andClass2intheportstatusregister.
POWERCONTROL
ExternalMOSFET,SenseRSummary
The primary function of the LTC4266 is to control the
deliveryofpowertothePSEport.Itdoesthisbycontrol-
lingthegatedrivevoltageofanexternalpowerMOSFET
whilemonitoringthecurrentviaanexternalsenseresis-
torandtheoutputvoltageattheOUTpin.Thiscircuitry
servestocoupletherawVEEinputsupplytotheportin
acontrolledmannerthatsatisfiesthePD’spowerneeds
whileminimizingpowerdissipationintheMOSFETand
disturbancesontheVEEbackplane.
TheLTC4266isdesignedtouse0.25senseresistorsto
minimizepowerdissipation.Italsosupports0.5sense
resistors,whicharethedefaultwhenLTC4258/LTC4259A
compatibilityisdesired.
InrushControl
Oncethecommandhasbeengiventoturnonaport,the
LTC4266rampsuptheGATEpinofthatport’sexternal
MOSFETinacontrolledmanner.Undernormalpower-up
circumstances,theMOSFETgatewillriseuntiltheport
currentreachestheinrushcurrentlimitlevel(typically
450mA),atwhichpointtheGATEpinwillbeservoedto
maintainthespecifiedIINRUSHcurrent.Duringthisinrush
period,atimer(tSTART)runs.Whenoutputchargingis
complete,theportcurrentwillfallandtheGATEpinwill
beallowedtocontinuerisingtofullyenhancetheMOSFET
andminimizeitson-resistance.ThefinalVGSisnominally
13V.IfthetSTARTtimerexpiresbeforetheinrushperiod
completes,theportwillbeturnedbackoffandatSTART
faultreported.
CurrentLimit
EachLTC4266portincludestwocurrentlimitingthresholds
(ICUTandILIM),eachwithacorrespondingtimer(tCUT
andtLIM).SettingtheICUTandILIMthresholdsdepends
onseveralfactors:theclassofthePD,thevoltageofthe
mainsupply(VEE),thetypeofPSE(1or2),thesense
resistor(0.5Ωor0.25Ω),theSOAoftheMOSFET,and
whetherornotthesystemisrequiredtoimplementclass
enforcement.
PertheIEEEspec,theLTC4266willallowtheportcur-
renttoexceedICUTforalimitedperiodoftimebefore
removingpowerfromtheport,whereasitwillactively
controltheMOSFETgatedrivetokeeptheportcurrent
belowILIM.Theportdoesnottakeanyactiontolimitthe
current when only the ICUTthresholdisexceeded,but
doesstartthetCUTtimer.ThetLIMtimerstartswhenthe
ILIMthresholdisexceededandcurrentlimitisactive.If
thecurrentdropsbelowtheICUTcurrentthresholdbefore
itstimerexpires,thetCUTtimercountsbackdown,but
at1/16theratethatitcountsup.Thisallowsthecurrent
limitcircuitrytotolerateintermittentoverloadsignalswith
dutycyclesbelowabout6%;longerdutycycleoverloads
willturntheportoff.
ICUTistypicallysettoalowervaluethanILIMtoallowthe
porttotolerateminorfaultswithoutcurrentlimiting.