- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377775 > LTC3548 (Linear Technology Corporation) 12-Bit To 24-Bit Registered Bus Exchanger With 3-State Outputs 56-SSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC3548 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 12-Bit To 24-Bit Registered Bus Exchanger With 3-State Outputs 56-SSOP -40 to 85 |
| 中文描述： | 雙同步，400mA/800mA，2.25MHz降壓直流/直流穩(wěn)壓器 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 239K |
| 代理商： | LTC3548 |
LTC3548
10
3548f
Hot Swap is a trademark of Linear Technology Corporation.
V
V
R
R
OUT
=
+
0 6
.
1
2
1
Keeping the current small (<5
μ
A) in these resistors maxi-
mizes efficiency, but making them too small may allow
stray capacitance to cause noise problems and reduce the
phase margin of the error amp loop.
To improve the frequency response, a feed-forward ca-
pacitor C
F
may also be used. Great care should be taken to
route the V
FB
line away from noise sources, such as the
inductor or the SW line.
Power-On Reset
The POR pin is an open-drain output which pulls low when
either regulator is out of regulation. When both output
voltages are above –8.5% of regulation, a timer is started
which releases POR after 2
18
clock cycles (about 117ms).
This delay can be significantly longer in Burst Mode
operation with low load currents, since the clock cycles
only occur during a burst and there could be milliseconds
of time between bursts. This can be bypassed by tying the
POR output to the MODE/SYNC input, to force pulse
skipping mode during a reset. In addition, if the output
voltage faults during Burst Mode sleep, POR could have a
slight delay for an undervoltage output condition. This can
be avoided by using pulse skipping mode instead. When
either channel is shut down, the POR output is pulled low,
since one or both of the channels are not in regulation.
Mode Selection and Frequency Synchronization
The MODE/SYNC pin is a multipurpose pin which provides
mode selection and frequency synchronization. Connect-
ing this pin to V
IN
enables Burst Mode operation, which
provides the best low current efficiency at the cost of a
higher output voltage ripple. Connecting this pin to ground
selects pulse skipping mode, which provides the lowest
output ripple, at the cost of low current efficiency.
The LTC3548 can also be synchronized to an external
2.25MHz clock signal by the MODE/SYNC pin. During
synchronization, the mode is set to pulse skipping and the
top switch turn-on is synchronized to the rising edge of the
external clock.
Checking Transient Response
The regulator loop response can be checked by looking at
the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
a load step occurs, V
OUT
immediately shifts by an amount
equal to
I
LOAD
ESR, where ESR is the effective series
resistance of C
OUT
.
I
LOAD
also begins to charge or
discharge C
OUT
, generating a feedback error signal used
by the regulator to return V
OUT
to its steady-state value.
During this recovery time, V
OUT
can be monitored for
overshoot or ringing that would indicate a stability
problem.
The initial output voltage step may not be within the
bandwidth of the feedback loop, so the standard second-
order overshoot/DC ratio cannot be used to determine
phase margin. In addition, a feed-forward capacitor, C
F
,
can be added to improve the high frequency response, as
shown in Figure 2. Capacitor C
F
provides phase lead by
creating a high frequency zero with R2, which improves
the phase margin.
The output voltage settling behavior is related to the
stability of the closed-loop system and will demonstrate
the actual overall supply performance. For a detailed
explanation of optimizing the compensation components,
including a review of control loop theory, refer to Applica-
tion Note 76.
In some applications, a more severe transient can be
caused by switching loads with large (>1
μ
F) load input
capacitors. The discharged load input capacitors are ef-
fectively put in parallel with C
OUT
, causing a rapid drop in
V
OUT
. No regulator can deliver enough current to prevent
this problem, if the switch connecting the load has low
resistance and is driven quickly. The solution is to limit the
turn-on speed of the load switch driver. A Hot Swap
TM
controller is designed specifically for this purpose and
usually incorporates current limiting, short-circuit protec-
tion, and soft-starting.
Efficiency Considerations
The percent efficiency of a switching regulator is equal to
the output power divided by the input power times 100%.
It is often useful to analyze individual losses to determine
what is limiting the efficiency and which change would
APPLICATIU
W
U
U
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC3548EMSE | Dual Synchronous,400mA/800mA, 2.25MHz Step-Down DC/DC Regulator |
| LTC3701EGN | 2-Phase, Low Input Voltage, Dual Step-Down DC/DC Controller |
| LTC3701 | 16-Bit Universal Bus Driver With 3-State Outputs 48-SSOP -40 to 85 |
| LTC3708 | No RSENSE Low EMI, Synchronous DC/DC Controller with Output Tracking |
| LTC3736 | CTV 5C 5#20 SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC3548-1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Synchronous, Fixed Output 2.25MHz Step-Down DC/DC Regulator |
| LTC3548-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Synchronous, Fixed/Adjustable Output, 2.25MHz Step-Down DC/DC Regulator |
| LTC3548A | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Synchronous 400mA/800mA, 2.25MHz Step-Down DC/DC Regulator |
| LTC3548AEDD | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Synchronous 400mA/800mA, 2.25MHz Step-Down DC/DC Regulator |
| LTC3548AEDD#PBF | 功能描述:IC REG BUCK SYNC ADJ DL 10DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:降壓（降壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:1.2V 輸入電壓:2.05 V ~ 6 V PWM 型:電壓模式 頻率 - 開關(guān):2MHz 電流 - 輸出:500mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:6-UFDFN 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:6-SON（1.45x1） 產(chǎn)品目錄頁面:1032 (CN2011-ZH PDF) 其它名稱:296-25628-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。