- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377773 > LTC3026EMSE (LINEAR TECHNOLOGY CORP) 1.5A Low Input Voltage VLDO Linear Regulator PDF資料下載
參數(shù)資料
| 型號： | LTC3026EMSE |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | 1.5A Low Input Voltage VLDO Linear Regulator |
| 中文描述： | 0.4 V-2.6 V ADJUSTABLE POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO10 |
| 封裝： | PLASTIC, MSOP-10 |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 201K |
| 代理商： | LTC3026EMSE |
LTC3026
13
3026f
Figure 7. Suggested Layout
1
2
3
4
5
10
9
8
7
6
IN
IN
GND
SW
BST
OUT
OUT
ADJ
PG
SHDN
C
IN
C
OUT
L
S
R1
R2
C
BST
3026 F05
VIA CONNECTION TO GND PLANE
Layout Considerations
Connection from BST and OUT pins to their respective
ceramic bypass capacitor should be kept as short as
possible. The ground side of the bypass capacitors should
be connected directly to the ground plane for best results
or through short traces back to the GND pin of the
part. Long traces will increase the effective series ESR
and inductance of the capacitor which can degrade
performance.
With the boost converter enabled, the SW pin will be
switching between ground and 5V whenever the BST pin
needs to be recharged. The transition edge rates of the SW
pin can be quite fast (~10ns). Thus care must be taken to
make sure the SW node does not couple capacitively to
other nodes (especially the ADJ pin). Additionally, stray
capacitance to this node reduces the efficiency and amount
of current available from the boost converter. For these
reasons it is recommended that the SW pin be connected
to the switching inductor with as short a trace as possible.
If the user has any sensitive nodes near the SW node, a
ground shield may be placed between the two nodes to
reduce coupling.
Because the ADJ pin is relatively high impedance (depend-
ing on the resistor divider used), stray capacitance at this
pin should be minimized (<10pF) to prevent phase shift in
the error amplifier loop. Additionally special attention
should be given to any stray capacitances that can couple
external signals onto the ADJ pin producing undesirable
output ripple. For optimum performance connect the ADJ
pin to R1 and R2 with a short PCB trace and minimize all
other stray capacitance to the ADJ pin.
OPERATIOU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC3026EDD | 1.5A Low Input Voltage VLDO Linear Regulator |
| LTC3026 | 1.5A Low Input Voltage VLDO Linear Regulator |
| LTC3200 | Low Noise, Regulated Charge Pump DC/DC Converters(可調(diào)輸出，低噪聲，穩(wěn)壓型，電荷泵DC/DC變換器（8-腳MSOP封裝）) |
| LTC3200-5 | Low Noise, Regulated Charge Pump DC/DC Converters(5V輸出，低噪聲，穩(wěn)壓型，電荷泵DC/DC變換器（6-腳SOT-23封裝）) |
| LTC3204 | Low Noise Regulated Charge Pump in 2 X 2 DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC3026EMSE#PBF | 功能描述:IC REG LDO ADJ 1.5A 10-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，固定式 輸出電壓:8V 輸入電壓:10.5 V ~ 23 V 電壓 - 壓降（標(biāo)準(zhǔn)）:1.7V @ 40mA 穩(wěn)壓器數(shù)量:1 電流 - 輸出:100mA（最小值） 電流 - 限制（最?。?- 工作溫度:0°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1075 (CN2011-ZH PDF) 其它名稱:296-24390-1 |
| LTC3026EMSE#PBF | 制造商:Linear Technology 功能描述:Linear Voltage Regulator IC |
| LTC3026EMSE#TR | 制造商:Linear Technology 功能描述:LDO Regulator Pos 0.4V to 2.6V 1.5A 10-Pin MSOP EP T/R |
| LTC3026EMSE#TRPBF | 功能描述:IC REG LDO ADJ 1.5A 10-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:800 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，固定式 輸出電壓:2.5V 輸入電壓:最高 16V 電壓 - 壓降（標(biāo)準(zhǔn)）:0.7V @ 4A 穩(wěn)壓器數(shù)量:1 電流 - 輸出:4A 電流 - 限制（最?。?4.2A 工作溫度:0°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6，D²Pak（5 引線+接片），TO-263BA 供應(yīng)商設(shè)備封裝:TO-263-5 包裝:帶卷 (TR) 其它名稱:AP1184K525L-13AP1184K525LDITR |
| LTC3026EMSE-1#PBF | 制造商:Linear Technology 功能描述:LDO Regulator Pos 0.4V to 2.6V 1.5A 10-Pin MSOP EP 制造商:Linear Technology 功能描述:IC REG LDO ADJ 1.5A 10MSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。