參數(shù)資料
    型號: LTC2614CGN-1#TR
    廠商: LINEAR TECHNOLOGY CORP
    元件分類: DAC
    英文描述: QUAD, SERIAL INPUT LOADING, 9 us SETTLING TIME, 14-BIT DAC, PDSO16
    封裝: 0.150 INCH, PLASTIC, SSOP-16
    文件頁數(shù): 3/16頁
    文件大小: 369K
    代理商: LTC2614CGN-1#TR
    11
    LTC2604/LTC2614/LTC2624
    2604fb
    C3
    COMMAND
    ADDRESS
    DATA (12 BITS + 4 DON’T-CARE BITS)
    C2
    C1
    C0
    A3
    A2
    A1
    A0
    D11 D10 D9
    D8
    D7 D6
    D5
    D4
    D3
    D2
    D1 D0
    X
    XX
    2604 TBL03
    MSB
    LSB
    C3
    COMMAND
    ADDRESS
    DATA (14 BITS + 2 DON’T-CARE BITS)
    C2
    C1
    C0
    A3
    A2
    A1
    A0
    D13 D12 D11 D10 D9
    D8
    D7 D6
    D5
    D4
    D3
    D2
    D1 D0
    X
    2604 TBL02
    MSB
    LSB
    C3
    COMMAND
    ADDRESS
    DATA (16 BITS)
    C2
    C1
    C0
    A3
    A2
    A1
    A0
    D13
    D14
    D15
    D12 D11 D10 D9
    D8
    D7 D6
    D5
    D4
    D3
    D2
    D1 D0
    2604 TBL01
    MSB
    LSB
    OPERATIO
    U
    INPUT WORD (LTC2604)
    INPUT WORD (LTC2614)
    INPUT WORD (LTC2624)
    microprocessors which have a minimum word width of 16
    bits (2 bytes).
    Daisy-Chain Operation
    The serial output of the shift register appears at the SDO
    pin. Data transferred to the device from the SDI input is
    delayed 32 SCK rising edges before being output at the
    next SCK falling edge.
    The SDO output can be used to facilitate control of multiple
    serial devices from a single 3-wire serial port (i.e., SCK,
    SDI and CS/LD). Such a “daisy-chain” series is configured
    by connecting SDO of each upstream device to SDI of the
    next device in the chain. The shift registers of the devices
    are thus connected in series, effectively forming a single
    input shift register which extends through the entire chain.
    Because of this, the devices can be addressed and con-
    trolled individually by simply concatenating their input
    words; the first instruction addresses the last device in the
    chain and so forth. The SCK and CS/LD signals are
    common to all devices in the series.
    In use, CS/LD is first taken low. Then the concatenated
    input data is transferred to the chain, using SDI of the first
    device as the data input. When the data transfer is com-
    plete, CS/LD is taken high, completing the instruction
    sequence for all devices simultaneously. A single device
    can be controlled by using the no-operation command
    (1111) for the other devices in the chain.
    Power-Down Mode
    For power-constrained applications, power-down mode
    can be used to reduce the supply current whenever less
    than four outputs are needed. When in power-down, the
    buffer amplifiers, bias circuits and reference inputs are
    disabled, and draw essentially zero current. The DAC
    outputs are put into a high-impedance state, and the
    output pins are passively pulled to ground through indi-
    vidual 90k resistors. Input- and DAC-register contents are
    not disturbed during power-down.
    Any channel or combination of channels can be put into
    power-down mode by using command 0100b in combina-
    tion with the appropriate DAC address, (n). The 16-bit data
    word is ignored. The supply current is reduced by approxi-
    mately 1/4 for each DAC powered down. The effective
    resistance at REF x (pins 3, 6, 12 and 15) are at high-
    impedance input (typically > 1G
    Ω) when the correspond-
    ing DACs are powered down.
    Normal operation can be resumed by executing any com-
    mand which includes a DAC update, as shown in Table 1.
    The selected DAC is powered up as its voltage output is
    updated. When a DAC which is in a powered-down state is
    相關(guān)PDF資料
    PDF描述
    LTC2604CGN-1 QUAD, SERIAL INPUT LOADING, 10 us SETTLING TIME, 16-BIT DAC, PDSO16
    LTC2631ACTS8-LM12#PBF SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8
    LTC2631ACTS8-LZ12#PBF SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8
    LTC2631AHTS8-HM12#PBF SERIAL INPUT LOADING, 4.6 us SETTLING TIME, 12-BIT DAC, PDSO8
    LTC2631AHTS8-LM12#PBF SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    LTC2614IGN 功能描述:IC DAC 14BIT QUAD R-R OUT 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
    LTC2614IGN#PBF 功能描述:IC DAC 14BIT QUAD R-R OUT 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
    LTC2614IGN#TR 功能描述:IC DAC 14BIT QUAD R-R OUT 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
    LTC2614IGN#TRPBF 功能描述:IC DAC 14BIT QUAD R-R OUT 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
    LTC2614IGN-1#PBF 功能描述:IC DAC 14BIT QUAD R-R 16-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)