- 您現在的位置：買賣IC網 > PDF目錄377772 > LTC2606CDD-1 (LINEAR TECHNOLOGY CORP) 16-/14-/12-Bit Rail-to-Rail DACs with I2C Interface PDF資料下載
參數資料
| 型號： | LTC2606CDD-1 |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | DAC |
| 英文描述： | 16-/14-/12-Bit Rail-to-Rail DACs with I2C Interface |
| 中文描述： | SERIAL INPUT LOADING, 10 us SETTLING TIME, 16-BIT DAC, PDSO10 |
| 封裝： | 3 X 3 MM, PLASTIC, MO-229WEED-2, DFN-10 |
| 文件頁數： | 13/20頁 |
| 文件大小： | 310K |
| 代理商： | LTC2606CDD-1 |
13
LTC2606/LTC2616/LTC2626
26061626f
power supply and can be obtained from the I
2
C specifica-
tions. For an I
2
C bus operating in the fast mode, an active
pull-up will be necessary if the bus capacitance is greater
than 200pF.
The LTC2606/LTC2616/LTC2626 are receive-only (slave)
devices. The master can write to the LTC2606/LTC2616/
LTC2626. The LTC2606/LTC2616/LTC2626 do not re-
spond to a read from the master.
The START (S) and STOP (P) Conditions
When the bus is not in use, both SCL and SDA must be
high. A bus master signals the beginning of a communica-
tion to a slave device by transmitting a START condition.
A START condition is generated by transitioning SDA from
high to low while SCL is high.
When the master has finished communicating with the
slave, it issues a STOP condition. A STOP condition is
generated by transitioning SDA from low to high while SCL
is high. The bus is then free for communication with
another I
2
C device.
Acknowledge
The Acknowledge signal is used for handshaking between
the master and the slave. An Acknowledge (active LOW)
generated by the slave lets the master know that the latest
byte of information was received. The Acknowledge re-
lated clock pulse is generated by the master. The master
releases the SDA line (HIGH) during the Acknowledge
clock pulse. The slave-receiver must pull down the SDA
bus line during the Acknowledge clock pulse so that it
remains a stable LOW during the HIGH period of this clock
pulse. The LTC2606/LTC2616/LTC2626 respond to a
write by a master in this manner. The LTC2606/LTC2616/
LTC2626 do not acknowledge a read (retains SDA HIGH
during the period of the Acknowledge clock pulse).
Chip Address
The state of CA0, CA1 and CA2 decides the slave address
of the part. The pins CA0, CA1 and CA2 can be each set to
any one of three states: V
CC
, GND or float. This results in
27 selectable addresses for the part. The slave address
assignments are shown in Table 1.
OPERATIOU
Power-On Reset
The LTC2606/LTC2616/LTC2626 clear the outputs to
zero scale when power is first applied, making system
initialization consistent and repeatable. The LTC2606-1/
LTC2616-1/LTC2626-1 set the voltage outputs to midscale
when power is first applied.
For some applications, downstream circuits are active
during DAC power-up, and may be sensitive to nonzero
outputs from the DAC during this time. The LTC2606/
LTC2616/LTC2626 contain circuitry to reduce the power-
on glitch; furthermore, the glitch amplitude can be made
arbitrarily small by reducing the ramp rate of the power
supply. For example, if the power supply is ramped to 5V
in 1ms, the analog outputs rise less than 10mV above
ground (typ) during power-on. See Power-On Reset Glitch
in the Typical Performance Characteristics section.
Power Supply Sequencing
The voltage at REF (Pin 6) should be kept within the range
–0.3V
≤
V
REF
≤
V
CC
+ 0.3V (see Absolute Maximum
Ratings). Particular care should be taken to observe these
limits during power supply turn-on and turn-off sequences,
when the voltage at V
CC
(Pin 9) is in transition.
Transfer Function
The digital-to-analog transfer function is:
V
k
N
2
V
OUT IDEAL
(
REF
)
=
where k is the decimal equivalent of the binary DAC input
code, N is the resolution and V
REF
is the voltage at REF
(Pin 6).
Serial Digital Interface
The LTC2606/LTC2616/LTC2626 communicate with a host
using the standard 2-wire I
2
C interface. The Timing Dia-
grams (Figures 1 and 2) show the timing relationship of
the signals on the bus. The two bus lines, SDA and SCL,
must be high when the bus is not in use. External pull-up
resistors or current sources are required on these lines.
The value of these pull-up resistors is dependent on the
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2616 | 16-/14-/12-Bit Rail-to-Rail DACs with I2C Interface |
| LTC2616IDD-1 | 16-/14-/12-Bit Rail-to-Rail DACs with I2C Interface |
| LTC2626 | 18-Bit Universal Bus Driver With 3-State Outputs 56-BGA MICROSTAR JUNIOR -40 to 85 |
| LTC2616IDD | CONNECTOR ACCESSORY |
| LTC2607 | 16-/14-/12-Bit Dual Rail-to-Rail DACs with I2C Interface |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2606CDD-1#PBF | 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數:10 數據接口:MICROWIRE?，串行，SPI? 轉換器數目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數目和類型:8 電壓，單極 采樣率（每秒）:* |
| LTC2606CDD-1#TRPBF | 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數:18 數據接口:串行 轉換器數目:3 電壓電源:模擬和數字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數目和類型:* 采樣率（每秒）:* |
| LTC2606CDDPBF | 制造商:Linear Technology 功能描述:DAC 16-Bit Rail-to-Rail with I2C DFN10EP |
| LTC2606IDD | 制造商:Linear Technology 功能描述:MS-DAC/Industrial, 16-bit I2C VOUT DAC |
| LTC2606IDD#PBF | 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數:10 數據接口:MICROWIRE?，串行，SPI? 轉換器數目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。