參數(shù)資料
型號(hào): LTC2450CDC-1#TRMPBF
廠商: Linear Technology
文件頁數(shù): 6/20頁
文件大?。?/td> 0K
描述: IC ADC 16BIT DELTA SIG 6-DFN
產(chǎn)品培訓(xùn)模塊: LTC2460 and LTC2450 Delta Sigma ADC Families
標(biāo)準(zhǔn)包裝: 1
位數(shù): 16
采樣率(每秒): 30
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 1.05mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 6-WFDFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 6-DFN-EP(2x2)
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 1 個(gè)單端,單極
產(chǎn)品目錄頁面: 1348 (CN2011-ZH PDF)
其它名稱: LTC2450CDC-1#TRMPBFDKR
LTC2450-1
14
24501fc
APPLICATIONS INFORMATION
Digital Signal Levels
The LTC2450-1’s digital interface is easy to use. Its digital
inputs (SCK and CS) accept standard CMOS logic levels
and the internal hysteresis receivers can tolerate edge
rates as slow as 100μs. However, some considerations
are required to take advantage of the exceptional accuracy
and low supply current of this converter.
The digital output signal SDO is less of a concern because
it is not active during the conversion cycle.
While a digital input signal is in the range 0.5V to VCC
–0.5V, the CMOS input receiver may draw additional
current from the power supply. Due to the nature of CMOS
logic, a slow transition within this voltage range may cause
an increase in the power supply current drawn by the
converter, particularly in the low power operation mode
within the SLEEP state. Thus, for low power consumption
it is highly desirable to provide relatively fast edges for the
two digital input pins SCK and CS, and to keep the digital
input logic levels at VCC or GND.
At the same time, during the CONVERT state, undershoot
and/or overshoot of fast digital signals connected to the
LTC2450-1 pins may affect the conversion result. Under-
shoot and overshoot can occur because of an impedance
mismatch at the converter pin combined with very fast
transition times. This problem becomes particularly difcult
when shared control lines are used and multiple reec-
tions may occur. The solution is to carefully terminate all
transmission lines close to their characteristic impedance.
Parallel termination is seldom an acceptable option in low
power systems so a series resistor between 27Ω and 56Ω
placed near the driver may eliminate this problem. The
actual resistor value depends upon the trace impedance
and connection topology. An alternate solution is to reduce
the edge rate of the control signals, keeping in mind the
concerns regarding slow edges mentioned above.
Particular attention should be given to congurations in
which a continuous clock signal is applied to SCK pin dur-
ing the CONVERT state. While LTC2450-1 will ignore this
signal from a logic point of view the signal edges may create
unexpected errors depending upon the relation between
its frequency and the internal oscillator frequency. In such
a situation it is benecial to use edge rates of about 10ns
and to limit potential undershoot to less than 0.3V below
GND and overshoot to less than 0.3V above VCC.
Noisy external circuitry can potentially impact the output
under 2-wire operation. In particular, it is possible to get
the LTC2450-1 into an unknown state if an SCK pulse is
missed or noise triggers an extra SCK pulse. In this situ-
ation, it is impossible to distinguish SDO = 1 (indicating
conversion in progress) from valid “1” data bits. As such,
CPOL = 1 is recommended for the 2-wire mode. The user
should look for SDO = 0 before reading data, and look
for SDO = 1 after reading data. If SDO does not return a
“0” within the maximum conversion time (or return a “1”
after a full data read), generate 16 SCK pulses to force a
new conversion.
Driving VCC and GND
The VCC and GND pins of the LTC2450-1 converter are
directly connected to the positive and negative reference
voltages, respectively. A simplied equivalent circuit is
shown in Figure 14.
The power supply current passing through the parasitic
layout resistance associated with these common pins will
modify the ADC reference voltage and thus negatively affect
the converter accuracy. It is thus important to keep the
VCC and GND lines quiet, and to connect these supplies
through very low impedance traces.
In relation to the VCC and GND pins, the LTC2450-1 com-
bines internal high frequency decoupling with damping
Figure 14. LTC2450-1 Analog Pins Equivalent Circuit
VCC
ILEAK
RSW (TYP)
15k
CEQ (TYP)
0.35pF
INTERNAL SWITCHING FREQUENCY = 4 MHz
RSW (TYP)
15k
RSW (TYP)
15k
VIN
ILEAK
GND
ILEAK
VCC
24501 F14
相關(guān)PDF資料
PDF描述
VI-2TX-MY-B1 CONVERTER MOD DC/DC 5.2V 50W
VI-2TN-MY-B1 CONVERTER MOD DC/DC 18.5V 50W
VI-2TM-MY-B1 CONVERTER MOD DC/DC 10V 50W
VI-2TF-MY-B1 CONVERTER MOD DC/DC 72V 50W
VI-21Z-MY-B1 CONVERTER MOD DC/DC 2V 20W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2450CDCTRMPBF 制造商:Linear Technology 功能描述:16-bit 30Hz Delta Sigma ADC LTC2450
LTC2450IDC#PBF 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 30sps 16-bit Serial 6-Pin DFN EP 制造商:Linear Technology 功能描述:Bulk 制造商:Linear Technology 功能描述:ADC 16BIT 30SPS SPI DFN-6 制造商:Linear Technology 功能描述:ADC, 16BIT, 30SPS, SPI, DFN-6; Resolution (Bits):16bit; Sampling Rate:30SPS; Supply Voltage Type:Single; Supply Voltage Min:2.7V; Supply Voltage Max:5.5V; Supply Current:350A; Digital IC Case Style:DFN; No. of Pins:6 ;RoHS Compliant: Yes
LTC2450IDC#TRMPBF 功能描述:IC ADC 16BIT DELTA SIG 6-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC2450IDC#TRPBF 功能描述:IC ADC 16BIT DELTA SIG 6-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端,雙極;8 個(gè)差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
LTC2450IDC-1#PBF 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 60sps 16-bit Serial 6-Pin DFN EP 制造商:Linear Technology 功能描述:Bulk 制造商:Linear Technology 功能描述:ADC 16BIT DEL SIG 60HZ 6DF 制造商:Linear Technology 功能描述:ADC, 16BIT, 60SPS, SPI, DFN-6; Resolution (Bits):16bit; Sampling Rate:60SPS; Supply Voltage Type:Single; Supply Voltage Min:2.7V; Supply Voltage Max:5.5V; Supply Current:350A; Digital IC Case Style:DFN; No. of Pins:6 ;RoHS Compliant: Yes