- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10050 > LTC2283IUP#TRPBF (Linear Technology)IC ADC DUAL 12BIT 125MSPS 64QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2283IUP#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 4/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 12BIT 125MSPS 64QFN |
| 標準包裝： | 2,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 630mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 64-QFN（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個單端，雙極; 2 個差分, 雙極 |
LTC2283
12
2283fb
APPLICATIONS INFORMATION
worse harmonic distortion. The CLK input is single-ended.
The LTC2283 has two phases of operation, determined by
the state of the CLK input pin.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage residue amplier.
In operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplied and
output by the residue amplier. Successive stages operate
out of phase so that when the odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
When CLK is low, the analog input is sampled differentially
directly onto the input sample-and-hold capacitors, inside
the “Input S/H” shown in the Block Diagram. At the instant
that CLK transitions from low to high, the sampled input is
held. While CLK is high, the held input voltage is buffered
by the S/H amplier which drives the rst pipelined ADC
stage. The rst stage acquires the output of the S/H dur-
ing this high phase of CLK. When CLK goes back low, the
rst stage produces its residue which is acquired by the
second stage. At the same time, the input S/H goes back to
acquiring the analog input. When CLK goes back high, the
second stage produces its residue which is acquired by the
third stage. An identical process is repeated for the third,
fourth and fth stages, resulting in a fth stage residue
that is sent to the sixth stage ADC for nal evaluation.
Each ADC stage following the rst has additional range to
accommodate ash and amplier offset errors. Results
from all of the ADC stages are digitally synchronized such
that the results can be properly combined in the correction
logic before being sent to the output buffer.
SAMPLE/HOLD OPERATION AND INPUT DRIVE
Sample/Hold Operation
Figure 2 shows an equivalent circuit for the LTC2283 CMOS
differential sample-and-hold. The analog inputs are con-
nectedtothesamplingcapacitors(CSAMPLE)throughNMOS
transistors. The capacitors shown attached to each input
(CPARASITIC) are the summation of all other capacitance
associated with each input.
During the sample phase when CLK is low, the transistors
connect the analog inputs to the sampling capacitors and
they charge to and track the differential input voltage. When
CLK transitions from low to high, the sampled input voltage
is held on the sampling capacitors. During the hold phase
when CLK is high, the sampling capacitors are disconnected
Figure 2. Equivalent Input Circuit
VDD
15Ω
CPARASITIC
1pF
CPARASITIC
1pF
CSAMPLE
3.5pF
CSAMPLE
3.5pF
LTC2283
AIN
+
AIN
–
CLK
2283 F02
相關PDF資料 |
PDF描述 |
|---|---|
| LT1081ISW#TRPBF | IC DRVR/RCVR DL-RS232 5V 16SOIC |
| MS3108A18-4S | CONN PLUG 4POS RT ANG W/SCKT |
| MS3101E20-3P | CONN RCPT 3POS FREE HNG W/PINS |
| IDT72V815L20PF8 | IC FIFO SYNC 512X18 20NS 128QFP |
| VI-2NW-IW-F1 | CONVERTER MOD DC/DC 5.5V 100W |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2283UP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2284 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC |
| LTC2284CUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC |
| LTC2284CUP#PBF | 功能描述:IC ADC DUAL 14BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2284CUP#TRPBF | 功能描述:IC ADC DUAL 14BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。