參數(shù)資料
型號(hào): LTC2282IUP#TR
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: Dual 12-Bit, 105Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: -40°C to +85°C
中文描述: DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
封裝: 9 X 9 MM, PLASTIC, MO-220WNJR-5, QFN-64
文件頁數(shù): 24/24頁
文件大?。?/td> 463K
代理商: LTC2282IUP#TR
LTC2282
9
2282fb
PIN FUNCTIONS
FUNCTIONAL BLOCK DIAGRAM
SHDNA (Pin 59): Channel A Shutdown Mode Selection
Pin. Connecting SHDNA to GND and OEA to GND results
in normal operation with the outputs enabled. Connecting
SHDNA to GND and OEA to VDD results in normal operation
with the outputs at high impedance. Connecting SHDNA
to VDD and OEA to GND results in nap mode with the
outputs at high impedance. Connecting SHDNA to VDD
and OEA to VDD results in sleep mode with the outputs
at high impedance.
MODE (Pin 60): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Note that MODE controls both
channels. Connecting MODE to GND selects offset binary
output format and turns the clock duty cycle stabilizer
off. 1/3 VDD selects offset binary output format and turns
the clock duty cycle stabilizer on. 2/3 VDD selects 2’s
complement output format and turns the clock duty cycle
stabilizer on. VDD selects 2’s complement output format
and turns the clock duty cycle stabilizer off.
VCMA (Pin 61): Channel A 1.5V Output and Input Common
Mode Bias. Bypass to ground with a 2.2μF ceramic chip
capacitor. Do not connect to VCMB.
SENSEA (Pin 62): Channel A Reference Programming Pin.
Connecting SENSEA to VCMA selects the internal reference
and a ±0.5V input range. VDD selects the internal reference
and a ±1V input range. An external reference greater than
0.5V and less than 1V applied to SENSEA selects an input
range of ±VSENSEA. ±1V is the largest valid input range.
Exposed Pad (Pin 65): ADC Power Ground. The Exposed
Pad on the bottom of the package needs to be soldered
to ground.
SHIFT REGISTER
AND CORRECTION
DIFF
REF
AMP
REF
BUF
2.2μF
1μF
0.1μF
INTERNAL CLOCK SIGNALS
REFH
REFL
CLOCK/DUTY
CYCLE
CONTROL
RANGE
SELECT
1.5V
REFERENCE
FIRST PIPELINED
ADC STAGE
FIFTH PIPELINED
ADC STAGE
SIXTH PIPELINED
ADC STAGE
FOURTH PIPELINED
ADC STAGE
SECOND PIPELINED
ADC STAGE
REFH
REFL
CLK
OE
MODE
OGND
OVDD
2282 F01
INPUT
S/H
SENSE
VCM
AIN
AIN
+
2.2μF
THIRD PIPELINED
ADC STAGE
OUTPUT
DRIVERS
CONTROL
LOGIC
SHDN
OF
D11
D0
Figure 1. Functional Block Diagram (Only One Channel is Shown)
相關(guān)PDF資料
PDF描述
LTC2283CUP Dual 12-Bit, 125Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C
LTC2283CUP#TR Dual 12-Bit, 125Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C
LTC2283IUP#TR Dual 12-Bit, 125Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: -40°C to +85°C
LTC2284CUP#TR Dual 14-Bit, 105Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C
LTC2284IUP#TR Dual 14-Bit, 105Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: -40°C to +85°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2282IUP-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC
LTC2282UP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC
LTC2283 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC
LTC2283CUP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC
LTC2283CUP#PBF 功能描述:IC ADC DUAL 12BIT 125MSPS 64QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6