- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224114 > LTC2280CUP#TR (LINEAR TECHNOLOGY CORP) Dual 10-Bit, 105Msps Low Noise 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C PDF資料下載
參數(shù)資料
| 型號： | LTC2280CUP#TR |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | Dual 10-Bit, 105Msps Low Noise 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C |
| 中文描述： | DUAL 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| 封裝： | 9 X 9 MM, PLASTIC, MO-220WNJR-5, QFN-64 |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 700K |
| 代理商： | LTC2280CUP#TR |
LTC2280
17
2280fa
2280 F14
OVDD
VDD
0.1
F
43
TYPICAL
DATA
OUTPUT
OGND
DD
0.5V
TO 3.6V
PREDRIVER
LOGIC
DATA
FROM
LATCH
OE
LTC2280
architecture of this ADC relies on storing analog signals
on small valued capacitors. Junction leakage will
discharge the capacitors. The specified minimum
operating frequency for the LTC2280 is 1Msps.
Clock Duty Cycle Stabilizer
An optional clock duty cycle stabilizer circuit ensures high
performance even if the input clock has a non 50% duty
cycle. Using the clock duty cycle stabilizer is recom-
mended for most applications. To use the clock duty cycle
stabilizer, the MODE pin should be connected to 1/3VDD or
2/3VDD using external resistors.
This circuit uses the rising edge of the CLK pin to sample
the analog input. The falling edge of CLK is ignored and the
internal falling edge is generated by a phase-locked loop.
The input clock duty cycle can vary from 40% to 60% and
the clock duty cycle stabilizer will maintain a constant
50% internal duty cycle. If the clock is turned off for a long
period of time, the duty cycle stabilizer circuit will require
a hundred clock cycles for the PLL to lock onto the input
clock.
For applications where the sample rate needs to be changed
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50% (
±5%) duty cycle.
DIGITAL OUTPUTS
Table 1 shows the relationship between the analog input
voltage, the digital data bits, and the overflow bit.
APPLICATIO S I FOR ATIO
WU
U
Digital Output Buffers
Figure 14 shows an equivalent circuit for a single output
buffer. Each buffer is powered by OVDD and OGND, iso-
lated from the ADC power and ground. The additional
N-channel transistor in the output driver allows operation
down to low voltages. The internal resistor in series with
the output makes the output appear as 50
to external
circuitry and may eliminate the need for external damping
resistors.
As with all high speed/high resolution converters, the
digital output loading can affect the performance. The
digital outputs of the LTC2280 should drive a minimal
capacitive load to avoid possible interaction
between the digital outputs and sensitive input circuitry.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
D9 – D0
(2V Range)
OF
(Offset Binary)
(2’s Complement)
>+1.000000V
1
11 1111 1111
01 1111 1111
+0.998047V
0
11 1111 1111
01 1111 1111
+0.996094V
0
11 1111 1110
01 1111 1110
+0.001953V
0
10 0000 0001
00 0000 0001
0.000000V
0
10 0000 0000
00 0000 0000
–0.001953V
0
01 1111 1111
11 1111 1111
–0.003906V
0
01 1111 1110
11 1111 1110
–0.998047V
0
00 0000 0001
10 0000 0001
–1.000000V
0
00 0000 0000
10 0000 0000
<–1.000000V
1
00 0000 0000
10 0000 0000
Figure 14. Digital Output Buffer
For full speed operation the capacitive load should be kept
under 10pF.
Lower OVDD voltages will also help reduce interference
from the digital outputs.
Data Format
Using the MODE pin, the LTC2280 parallel
digital output can be selected for offset binary or 2’s
complement format. Connecting MODE to GND or
1/3VDD selects offset binary output format. Connecting
MODE to 2/3VDD or VDD selects 2’s complement output
format. An external resistor divider can be used to set the
1/3VDD or 2/3VDD logic values. Table 2 shows the logic
states for the MODE pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2280IUP | Dual 10-Bit, 105Msps Low Noise 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: -40°C to +85°C |
| LTC2280IUP#TR | Dual 10-Bit, 105Msps Low Noise 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: -40°C to +85°C |
| LTC2281CUP | Dual 10-Bit, 125Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C |
| LTC2281CUP#TR | Dual 10-Bit, 125Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: 0°C to +70°C |
| LTC2281IUP | Dual 10-Bit, 125Msps Low Power 3V ADC; Package: QFN; No of Pins: 64; Temperature Range: -40°C to +85°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2280IUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 105Msps Low Noise 3V ADC |
| LTC2280IUP#PBF | 功能描述:IC ADC DUAL 10BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2280IUP#TRPBF | 功能描述:IC ADC DUAL 10BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| LTC2280UP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 105Msps Low Noise 3V ADC |
| LTC2281 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 125Msps Low Power 3V ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。