- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39416 > LTC2262CUJ-12#PBF (LINEAR TECHNOLOGY CORP) 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 PDF資料下載
參數(shù)資料
| 型號： | LTC2262CUJ-12#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40 |
| 文件頁數(shù)： | 8/28頁 |
| 文件大?。?/td> | 481K |
| 代理商： | LTC2262CUJ-12#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2262-12
16
226212fa
APPLICATIONS INFORMATION
Encode Input
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should
be treated as analog signals—do not route them next to
digital traces on the circuit board. There are two modes
of operation for the encode inputs: the differential encode
mode (Figure 10) and the single-ended encode mode
(Figure 11).
The differential encode mode is recommended for sinu-
soidal, PECL or LVDS encode inputs (Figures 12, 13). The
encode inputs are internally biased to 1.2V through 10k
equivalent resistance. The encode inputs can be taken
above VDD (up to 3.6V), and the common mode range
is from 1.1V to 1.6V. In the differential encode mode,
ENC– should stay at least 200mV above ground to avoid
falsely triggering the single-ended encode mode. For good
jitter performance ENC+ and ENC– should have fast rise
and fall times.
The single-ended encode mode should be used with CMOS
encode inputs. To select this mode, ENC– is connected
to ground and ENC+ is driven with a square wave encode
input. ENC+ can be taken above VDD (up to 3.6V) so 1.8V
to 3.3V CMOS logic levels can be used. The ENC+ threshold
is 0.9V. For good jitter performance ENC+ should have fast
rise and fall times.
Clock Duty Cycle Stabilizer
For good performance the encode signal should have a
50%(±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 30% to 70% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency or is turned off, the duty cycle
stabilizer circuit requires one hundred clock cycles to lock
onto the input clock. The duty cycle stabilizer is enabled
by mode control register A2 (serial programming mode),
or by CS (parallel programming mode).
VDD
LTC2262-12
226212 F10
ENC–
ENC+
15k
VDD
DIFFERENTIAL
COMPARATOR
30k
Figure 10. Equivalent Encode Input Circuit
for Differential Encode Mode
30k
ENC+
ENC–
226212 F11
0V
1.8V TO 3.3V
LTC2262-12
CMOS LOGIC
BUFFER
Figure 11. Equivalent Encode Input Circuit
for Single-Ended Encode Mode
100Ω
25Ω
D1
ENC+
ENC–
0.1μF
T1: COILCRAFT WBC4 - 1WL
D1: AVAGO HSMS - 2822
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
226212 F12
LTC2262-12
T1
1:4
Figure 12. Sinusoidal Encode Drive
ENC+
ENC–
PECL OR
LVDS
CLOCK
0.1μF
226212 F13
LTC2262-12
Figure 13. PECL or LVDS Encode Drive
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2264CUJ-14#TRPBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2265CUJ-14#PBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2263CUJ-14#PBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2263CUJ-14#TRPBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2263IUJ-14#TRPBF | PROPRIETARY METHOD ADC, QCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2262CUJ-14#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 150Msps 14-bit Parallel/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:Single ADC Pipelined 150Msps 14-bit Parallel/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 14BIT 150MSPS 40-QFN 制造商:Linear Technology 功能描述:IC ADC 14BIT 150MSPS QFN-40 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 14-bit, 150Msps, 1.8V Low-Power ADC 制造商:Linear Technology 功能描述:IC, ADC, 14BIT, 150MSPS, QFN-40, Resolution (Bits):14bit, Sampling Rate:150MSPS, Supply Voltage Type:Single, Supply Voltage Min:1.7V, Supply Voltage Max:1.9V, Supply Current:82.7mA, Digital IC Case Style:QFN, No. of Pins:40 , RoHS Compliant: Yes |
| LTC2262CUJ-14#TRPBF | 功能描述:IC ADC 14BIT 150MSPS 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2262IUJ-12#PBF | 功能描述:IC ADC 12BIT 150MSPS 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2262IUJ-12#TRPBF | 功能描述:IC ADC 12BIT 150MSPS 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2262IUJ-14#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 150Msps 14-bit Parallel/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 14BIT 1.8V 150MSPS 40-QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。