- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39415 > LTC2259CUJ-16#PBF (LINEAR TECHNOLOGY CORP) PROPRIETARY METHOD ADC, PQCC40 PDF資料下載
參數(shù)資料
| 型號： | LTC2259CUJ-16#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | PROPRIETARY METHOD ADC, PQCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40 |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 318K |
| 代理商： | LTC2259CUJ-16#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
17
225916f
LTC2259-16
APPLICATIONS INFORMATION
For applications where the sample rate needs to be changed
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken to
make the sampling clock have a 50%(±5%) duty cycle. The
duty cycle stabilizer should not be used below 5Msps.
DIGITAL OUTPUTS
Digital Output Modes
The LTC2259-16 can operate in three digital output
modes: full-rate CMOS, double-data rate CMOS (to halve
the number of output lines), or double-data rate LVDS
(to reduce digital noise in the system). The output mode
is set by mode control register A3 (serial programming
mode), or by SCK (parallel programming mode). Note that
double-data rate CMOS cannot be selected in the parallel
programming mode.
Full-Rate CMOS Mode
In full-rate CMOS mode the 16 digital outputs (D0-D15),
and the data output clocks (CLKOUT+, CLKOUT–) have
CMOS output levels. The outputs are powered by OVDD
and OGND which are isolated from the A/D core power
and ground. OVDD can range from 1.1V to 1.9V, allowing
1.2V through 1.8V CMOS logic outputs.
For good performance, the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double-Data Rate CMOS Mode
In double-data rate CMOS mode, two data bits are mul-
tiplexed and output on each data pin. This reduces the
number of data lines by eight, simplifying board routing
and reducing the number of input pins needed to receive
the data. The 8 digital outputs (D0_1, D2_3, D4_5, D6_7,
D8_9, D10_11, D12_13, D14_15), and the data output
clocks (CLKOUT+, CLKOUT–) have CMOS output levels.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. OVDD can
range from 1.1V to 1.9V, allowing 1.2V through 1.8V CMOS
logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double-Data Rate LVDS Mode
In double-data rate LVDS mode, two data bits are multi-
plexed and output on each differential output pair. There
are 8 LVDS output pairs (D0_1+/D0_1– through D14_15+/
D14_15–) for the digital output data. The data output clock
(CLKOUT+/CLKOUT–) has an LVDS output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100Ω differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. In LVDS
mode, OVDD must be 1.8V.
Programmable LVDS Output Current
In LVDS mode, the default output driver current is 3.5mA.
This current can be adjusted by serially programming mode
control register A3. Available current levels are 1.75mA,
2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases using just an external 100Ω termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100Ω termination resistor can
be enabled by serially programming mode control register
A3. The internal termination helps absorb any reections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is increased by 1.6x to maintain about the same output
voltage swing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2259IUJ-16#PBF | PROPRIETARY METHOD ADC, PQCC40 |
| LTC2259CUJ-16#TRPBF | PROPRIETARY METHOD ADC, PQCC40 |
| LTC2259IUJ-16#TRPBF | PROPRIETARY METHOD ADC, PQCC40 |
| LTC2259IUJ-12#TRPBF | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2259IUJ-12#PBF | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2259CUJ-16TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 80Msps Ultralow Power 1.8V ADC |
| LTC2259IUJ-12#PBF | 功能描述:IC ADC 12-BIT 80MSPS 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2259IUJ-12#TRPBF | 功能描述:IC ADC 12BIT 80MSPS 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2259IUJ-12-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs |
| LTC2259IUJ-12-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。