- 您現在的位置：買賣IC網 > PDF目錄224114 > LTC2249CUH#TR (LINEAR TECHNOLOGY CORP) 14-Bit, 80Msps Low Power 3V ADC; Package: QFN; No of Pins: 32; Temperature Range: 0°C to +70°C PDF資料下載
參數資料
| 型號： | LTC2249CUH#TR |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 14-Bit, 80Msps Low Power 3V ADC; Package: QFN; No of Pins: 32; Temperature Range: 0°C to +70°C |
| 中文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC32 |
| 封裝： | 5 X 5 MM, PLASTIC, MO-220-WHHD, QFN-32 |
| 文件頁數： | 8/24頁 |
| 文件大小： | 547K |
| 代理商： | LTC2249CUH#TR |
LTC2249
16
2249fa
Figures 12 and 13 show alternatives for converting a
differential clock to the single-ended CLK input. The use of
a transformer provides no incremental contribution to
phase noise. The LVDS or PECL to CMOS translators
provide little degradation below 70MHz, but at 140MHz
will degrade the SNR compared to the transformer solu-
tion. The nature of the received signals also has a large
bearing on how much SNR degradation will be experi-
enced. For high crest factor signals such as WCDMA or
OFDM, where the nominal power level must be at least 6dB
to 8dB below full scale, the use of these translators will
The transformer in the example may be terminated with
the appropriate termination for the signaling in use. The
use of a transformer with a 1:4 impedance ratio may be
desirable in cases where lower voltage differential signals
are considered. The center tap may be bypassed to ground
through a capacitor close to the ADC if the differential
signals originate on a different plane. The use of a capaci-
tor at the input may result in peaking, and depending on
transmission line length may require a 10
to 20 ohm
series resistor to act as both a low pass filter for high
frequency noise that may be induced into the clock line by
neighboring digital signals, as well as a damping mecha-
nism for reflections.
Maximum and Minimum Conversion Rates
The maximum conversion rate for the LTC2249 is 80Msps.
For the ADC to operate properly, the CLK signal should
have a 50% (
±5%) duty cycle. Each half cycle must have
at least 5.9ns for the ADC internal circuitry to have enough
settling time for proper operation.
An optional clock duty cycle stabilizer circuit can be used
if the input clock has a non 50% duty cycle. This circuit
uses the rising edge of the CLK pin to sample the analog
input. The falling edge of CLK is ignored and the internal
falling edge is generated by a phase-locked loop. The input
clock duty cycle can vary from 40% to 60% and the clock
duty cycle stabilizer will maintain a constant 50% internal
duty cycle. If the clock is turned off for a long period of
time, the duty cycle stabilizer circuit will require a hundred
clock cycles for the PLL to lock onto the input clock. To use
the clock duty cycle stabilizer, the MODE pin should be
connected to 1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2249 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specified minimum operating fre-
quency for the LTC2249 is 1Msps.
APPLICATIO S I FOR ATIO
WU
UU
Figure 13. LVDS or PECL CLK Drive Using a Transformer
Figure 12. CLK Drive Using an LVDS or PECL to CMOS Converter
CLK
100
0.1
F
4.7
F
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
2249 F12
LTC2249
CLK
5pF-30pF
ETC1-1T
0.1
F
VCM
FERRITE
BEAD
DIFFERENTIAL
CLOCK
INPUT
2249 F13
LTC2249
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2249IUH#TR | 14-Bit, 80Msps Low Power 3V ADC; Package: QFN; No of Pins: 32; Temperature Range: -40°C to +85°C |
| LTC2250CUH | 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: 0°C to +70°C |
| LTC2250CUH#TR | 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: 0°C to +70°C |
| LTC2250IUH | 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: -40°C to +85°C |
| LTC2250IUH#TR | 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: -40°C to +85°C |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2249IUH | 制造商:Linear Technology 功能描述:ADC Single Pipelined 80Msps 14-bit Parallel 32-Pin QFN EP |
| LTC2249IUH#PBF | 功能描述:IC ADC 14BIT 80MSPS LP 32-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2249IUH#PBF | 制造商:Linear Technology 功能描述:IC, ADC, 14BIT, 80MSPS, QFN-32 |
| LTC2249IUH#TR | 制造商:Linear Technology 功能描述:ADC Single Pipelined 80Msps 14-bit Parallel 32-Pin QFN EP T/R |
| LTC2249IUH#TRPBF | 功能描述:IC ADC 14BIT 80MSPS LP 32-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。